Chapter	IV
---------	----

.

• . .

Temperature control system

- 4.1 Theoretical development
- 4.2 Discontinuous controller modes
- 4.3 Contineous controller mode
- 4.4 Temperature control system
- 4.5 Microprocessor based system
- 4.6 Analog to digital converter
- 4.7 Display and driving circuit
- 4.8 Support chips
- 4.9 74193
- 4.10 2732
- 4.11 8155
- 4.12 MC 14433

References

CHAPTER IV

"TEMPERATURE CONTROL SYSTEM"

4.1 Theoretical Development :

A generallised block diagram of a process control is shown in fig. 4



Fig. 4

C = Controlled dynamic variable. C_{sp} = Setpoint value of controlled variable. C_m = measured value of controlled variable. $E_m = C_m - C_{sp}$ = Terror signal.

The controll is exercised by

a) A comparision of the controlled variable measurement and the setpoint and

b) A determination of action required to bring the controlled variable to the setpoint value.

A computer is used as a controller. By software the control function, the setpoint and the deviation from it are defined. There are many controller modes.

4.2 A) Discontineous controller modes (1)

i) TWO position mode

This is ON - OFF type simple and chear method used in cases were its disadvantages are tolerable.

ii) <u>Multiposition mode</u> : In this mode several intermediate settings of the controller output is made use of.

iii) Floaring control mode : In floating control the specific output of the controller is not uniquely determined by the error. If the error is zero the output will not change and when the error moves off the zero the controller output begins to change.

4.3 B) Contineous controller mode :

The output of the controller changes smoothly in response to the error or rate of change of error. i) Proportional control mode :

In this mode the controller output and the error bear linear relationship. Thus over some range of errors about the set point each value of error has a nuique value of controller output in one to one correspondance. The range of error to cover the zero percentage to 100% controller output is called the proportional band. This mode can be expressed as.

 $P(t) = K_{p}E_{p} + P(0)$

Where K_p = proportional constant between errors and controller output.

P (0) = Controller output with no error. The proportional mode introduces offset due to change in load. Hence the system is used only if the offset balance is possible.

2) Integral control mode :

This mode is called the reset action and the analytical relation describing it is,

$$\frac{dp}{dt} = K_i E_p$$

Where dp/dt = rate of controller output change.

 K_i = constant, relating the rate to the error. $\frac{1}{K_i}$ = T₁ = integral time in s≥conds.

At any time the controller O/P is

$$P(t) = K_{i} \int_{0}^{t} E_{p}(t) + P(0)$$

Where P (0) = controller O/P at t = 0

Thus the cstate of the present controller O/P is a function of the history of errors from the time observations started at t = 0. Hence if the error doubles, the rate of change of controller O/P also doubles. If K_i is large even a small change in E_p causes large change in $\frac{dp}{dt}$. This is

shown in Fig. 4.1. This method produces destabilising effect in the close loop systems and loop response time may be increase.

3) Derivative control mode :

This mode provides that the controller output depends on the rate of change of rerror. Thes mode is also known as rate of anticipatory control. The analytic expression is,

 $P = K_d dE_p / dt + P (0).$

Where $K_d = derivative gain constant.$

 $dE_p / dt = rate of change of error.$

P (0) = output with no error rate.

The derivative gain constant is also known as the rate of derivative time and is commonly expressed in minutes. For a given rate of change of error, there is a unique value of controller output. It can be noticed From fig. 4.2 that the extent of controller output depends upon the rate at which this error is changed and not on the value of the error.

The derivative mode improves the response of the close loop system. It is effective only during the transient.





SARR. BALASAHEB KHARDEKAT LIBRART

C) Composite control mode : Integral or derivative mode alone is never used but basic modes are combined to have the advantage of eliminating the limitations of individual modes.

1) Proportional integral mode (PI) :

This mode is a combination of proportional mode and integral mode. The analytical expression for this control mode is,

$$P(t) = K_{p}E_{p} + K_{p}K_{i} \int E_{p}dt + P(0)$$

The main advantage of this mode is ore-to-one correspondance of the proportional mode is evailable and the integral mode eliminates the inherent offset. Notice that the proportional gain, by design, also changes the net integration mode gain, but that the integration gain K_i can be independently adjusted. The integral function provides the required new controller output, thereby nullifying the error caused in proportional mode due to load change. The integral feature effectively provides the reset of operating point when a load change occures. The controller output is provided through a some of proportional plus integral action, which finally leaves the error at zero.

This mode is used in systems with large load changes. The disadvantage of this mode is that large overshoot is observed before setting to the operation point to minimize this overshoot the load change must be slow. This controller mode is implemented in our system through software. Since system time constant is large, over shoot can be minimized.

2) Proportional - Derivative mode (PD) :

This is a control mode that results from a combination of the proportional mode and the derivative mode. The analytic expression for this control process is,

$$P(t) = K_{p}E_{p} + K_{p}K_{d} dE_{p}/dt + P(0).$$

The process can handle fast process load changes as long as the load change offset error is acceptiable. However, the system cant eliminate the offset of proportional controllers.

3) Proportional-Integral-Derivative (PID) :

The PID control algorithm is the university accepted control strategy used in analog controllers. The controller output is the sum of the three seperate terms, proportional, integral or reset and derivative or rate. These terms are as shown below in fig. 4.3

The constant of proportionality K_p is called the controller gain. It is adjustable over a wile range from 0.1 to 100 in most controllers. Controller are calibrated in terms of the proportional band Pb, which is expressed as percentage.

$$Pb = 100/K_{b}$$
%



With proportional control, a permanent steady state offset between the setpoint (reference pt) and the process output variable is obtained. Addition of the integral term provides zero steady state offset under all setpoint and disturbance conditions. The integral term is almost always used with the proportional term, making a P.I. controller is described by

$$P(t) = K_{p}E_{p} + K_{p}K_{i} \int_{0}^{t} E_{p}dt + P(0).$$

The constant $\frac{1}{K_1}$ is called the integral time. The typical range is 0.02 to 50 minute. The addition of integral action produces a destabilizing effect in the closed loop system and the loop response time may increase. The derivative (rate control) term is used for improving the response of the closed loop system. The derivative control is anticipatory and is effective only during the transient period. The derivative control is never used alone and seldom with only the proportional control. When the derivative term is added to a PI controller the complete three term PID control algorithm is obtained.

$$M(t) = K_{p}E_{p} + K_{p}K_{i} \int_{0}^{t} E_{p}dt + K_{p}K_{d} \frac{dE_{p}}{dt} + P(0).$$

Where K_d is derivative gain constant.

When the derivative control is used in a process whose measured variable is noisy additional filtering may

be required to eliminate the effect of noise. Hence the derivative control is not used as widely as right be expected. Additionally, three term controllers are more difficult to adjust (tune) properly as compared to two term PI controllers.

4.4 Temperature control system :

In chapter - 2, we have given the characteristics of the silicon diode used as the temperature sensor. We have calculated the rate of drop of the diode forward voltage to be 2mv/oC In the temperature control system two diodes have been used so that the rate of drop of the forward voltage is $4mv/^{\circ}C$ rise of temperature. This sensor is immersed in the liquid whose temperature is to be controlled. The signal from this sensor is amplified by operational amplifier LM 308. The offset is balanced by 4-7K pot and the gain of the amplifier is adjusted by 5K pot. About LM 308 (6)

It is a precision operational-amplifier. It has low input current and extremely low offset voltage. The features are,

Offset voltage guranteed less than 0.5mv.
 maximum input bias current of 3nA cver temperature.
 offset current is less than 400 PA over temperature.
 Supply current of only 300 MA, Ever in saturation.
 Guranteed 5 MV/^OC drift.

The gain and the offset of the amplif_er are calibrated so that the output is zero (0) with the sensor in ice and in the boiling water. This analog equivalent voltage of the temperature is converted in to digital equivalent by ADC. This digital voltage is displayed and also processed by the microprocessor 8085 based system, we have designed. Using 8155 (A) as I/O. This digital equivalent of the temperature is inputed through port A to the microprocessor by using a software routine. The BCD output is converted in to the binary. The setpoint corresponding to the temperature 61°C is stored in the EPROM 2732. This setpoint is compared with the sensor output and the error signal is calculated. This resulting error is processed by PI software and is used to control the ON time of the heater control circuit If the error is large the ON time is also kept large and vice versa. After every 2.5 second the program is called and the temperature regulation is done. This system can be extended for the measurement and the control of various temperature by change of the setpoint.

In fig. 4.4 the block diagram the temperature control system is shown. The heating element is energized with the help of triac and its control circuit. Actual heater control circuit and its block diagram are shown in fig. 4.5. IC 555 is used in Astable mode whose set-reset pin No.4 is controlled by the microprocessor through the





port of 8155. This setting and resetting controls the ON-OFF time and ultimately the temperature. This triggering circuit is isolated from the power circuit by the pulse transformer. In order to avoid RFI the triac is triggered at the zero volt point of the mains voltage. The frequency of the pulse is 2KHZ. When the pin-4 is at logic high the output is enabled otherwise it is disabled.

The pulse transformed 1:1 ratio is used to isolate the trigger circuit from the power circuit. Opto-isolators are recommended for the high power control, (1).

The zero voltage switching is necessary because

- i) It does not produce electrical noise.
- ii) There is no need for RFI filter in the circuit.

iii) The rate of rise of voltage and the current are limited therefore the triac with low dv/dt ard dI/dt rating can be used. The triac is triggered by (+ve) gate pulses at the pin-3 of IC 555 the details of the heater are described in chapter 2.

4.5 <u>Microprocessor based system</u>: In fig. 4.6 the minimum system around the microprocessor 8085 is shown. Here 8155-A and 8155-B are used as I/O port scratchpad, E212 is used as a latch and 74139 is used as 2 to 4 address decoder. The EPROM 2732 is used to store the temperature controller program.



.

The address decoding by 74139 for the different chips are as follows. 74139 is selected by A_{15} while A_{14} and A_{13} are used to select one of the three chips as shown below.

A ₁₅	A ₁₄	A ₁₃	Chip selected
0	0	0	27 32
0	0	1	8 1 55 (B)
0	1	1	8155 (A)

The latch 8212 is used to demultiplex $AD_0 - AD_7$ bus. The ALE signal is used to latch the address for 2732 EPROM. The following are the address used.

8155	(A)	***	RAM		6000	to	60	FF
8155	(B)		RAN		2000	to	20	FF
2732	-	ł	EPRON	1-	1000	to	1	FFF

The ALE signal is issued by the microprocessor latches, the address in 8155 and 8212 latch. In chapter-3 the details of the control signals are given.

4.6 Analog to digital converter :

The ADC MC 14433 used is a high performance, low power $3\frac{1}{2}$ digit ADC having very few external component (2 resistors and 2 capacitors). The full scale range of ADC is from 1.999 V 199.9 mV. The accuracy is \pm 0.05% of reading and the speed is 25 conversions/secone. We have used it in full scale range of 0 to 1.999 V. It is used to operate with LED display. The ADC also has fability to refresh multiplexed display. Output of converter is in multiplexed BCD form. Q_0 to Q_3 are data outputs and DS₁ through DS₄ are data strobe outputs. A data strobe output goes high when the data for the digit is on the Q_0 to Q_3 .

4.7 Display and driving circuit :

The display unit consists of 4 seven segment LED, which are common anode type. 7447 is used to convert the BCD output of ADC to seven segment with the use of multiplexed display only one BCD to seven segment converter is required. These displays are selected by SL 100 transistors. The display refreshing frequency used is 800 HZ.















.

4.8 Support chips :(2)

8212 : It is 8-bit I/O port. Its characteristics are.

1. Fully parallel 8-bit data register and Buffer.

2. Service request flip-flop for interrupt generation.

3. Low input load current -0.25 mA Maximum.

4. Three state output.

5. Output sink 15 mA.

6. 3.65 V output high voltage for direct interfaceto 8008, 8080A, or 8085A CPU.

7. Asynchronous Register clear.

8. Replaces buffers, latches and multiplexers in microcomputer systems.

9. Reduces system package count.

10. Available in express.

- Standared temperature range.

- Extended temperature range.

The pin configuration is given below Fig. 4.7

The 8212 is I/O port consisting of 8-bit latch with 3-state output buffers along with control and device selection logic, also included is a service request flip-flop for the generation and control of interrupts to the microprocessor. The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and imput/output functions of a micropomputure system can be _mplemented with that device.



Functional Description :

Data latch : The 8 bflip-flops that make up the data latch are of a "D" type design. The output Q of the flip-flop will follow the data input (D) while the clock output (C) is high. Latching will occur when the clock (C) returns low.

The latched data is cleared by an asy-chronous reset input ($\overline{\text{CLR}}$). Note clock (C) overrides reset ($\overline{\text{CLR}}$). Output buffer : The outputs of the data latch Q are connected to 3-state, non-inverting output biffers. These buffers have a common control line (EN); This control line either enables the buffer to transmit the data from the outputs of the data latch (Q) or disables the buffer, forcing the output in to a high impedance state (3-state).

The high impedance state allows the designer to connect the 8212 directly in to the microprocessor bi-directional data bus.

Control logic : The 8212 has control inputs. \overline{DS}_1 , DS_2 , MD and STB. These inputs are used to control device selection, data latching, output buffer state and service request flip-flop, \overline{DS}_1 , \overline{DS}_2 (Device select).

These two inputs are used for device selection. When \overline{DS}_1 is low and DS_2 is high $(\overline{DS}_1, \overline{DS}_2)$ the device is selected. In the selected state the output buffer is enable and the service request flip-flop (SR) is asynchroniculty set. MD (Mode) : This input is used to control the state of the output buffer and to determine the source of the clock input (C) to the data latch.

When MD is high (output mode) the output buffers are enabled and the source of clock (C) to the data latch is from the device selection logic. $(\overline{DS}_1, \overline{DS}_2)$.

When MD is low (input mode) the output buffer state is determined by the device selection logic $(\overline{DS}_1 \cdot DS_2)$ and the source of clock (C) to the data latch is the STB (strobe) input.

STB (Strobe) :

This input is used as the clock (C) to the data latch for the input mode (MD=0) and to synchronously reset the service request flip-flop (SR).

Note that the SR flip-flop is negative edge triggered. Service Request flip-flop :

The (SR) flip-flop is used to generate and control interrupts in microcomputer systems. It is asynchronously set by the CLR input (active low). When the (SR) flip flop is set, It is in the non-interrupting state.

The output of the (SR) flip-flop (Ω) is connected to an inverting input of a "NOR" gate. The other input to the "NOR" gate is non-inverting and is connected to the device selection logic (\overline{DS}_1, DS_2) The output of the "NOR" gate (INT) is active low (interrupting state) for connection to the

4.9 74193 : It is dual 1 of 4 decoder. Its features are.

active low input priority generating circuits.

i) Schottky process for high speed.

ii) Multifunction capability.

iii) TWO completely independent 1 of 4 decoders.

iv) Active low mutually exclusive outputs.

v) Each of the two decoders has 4 ourput demultiplexer.The pin diagram is given in fig. 4.8.

Its operating voltage is + 5 volt within the temperature range 0 to $70^{\circ}C_{\bullet}$

Pin names Description A_0, A_1 Address inputs \overline{E} Enable input
(Active low)

 $\vec{0}_0 - \vec{0}_3$ Ourputs (Active low)

4.10 2732 : It is 4K X 8 UV erasable PROM. Its features are

i) Fast access time : - 450 ns Maximum 2732

- 550 ns Maximum 2732-6

ii) Single + 5 V \pm 5% power supply.

iii) Output Enable for MCS - 85 and MCS 86 Compatibility.

iv) Low power dissipation.



83

]



.

- 150 mA Maximum active current.

30 mA Maximum standby current.

v) Pin compatible to Intel 2716 EPROL.

vi) Completely static.

vii) Simple programming requirements .

- Single location programming.

- Programs with one 50 ms pulse.

viii) Three-state output for direct bus interface. The pin out and the mode selection details are given.

Pin names A_o-A₁₁ Addresses CE Chip Enable OE Output Enable 0_o - 0₇ Outputs

4.11 8155 : (4, 5) : Fig. 4.8 shows the block diagram of Intel 8155 static MOS RAM which has 256 bytes.

> It has two programmable 8-bit ports port A and P port B. There are 8-bits in each port which can be programmed, i.e. can be used as input or input by programming the command status register also in the RAM chip.

The memory of I/O port sectionnis adcressed using the 8-bit AD bus whether the address on the AD bus is for





memory or an I/O port depends on the status of the I_0/M line. The I/O section is selected if it is 1, and the memory is selected. If it is zero (0). The same AD bus is used for data transfer to and from the microprocessor. To read from memory or any I/O port, \overline{RD} is kept low and I_0/\overline{M} is used as described earlier. Similarly, to write in to the memory or $I/_0$ port \overline{WR} is used and hence again I_0/\overline{M} is used according to the same convention.

There is a 6-pin port, port C, which can function as input or output port or it provides control signals for ports A and B. Programming of port C is also done through the C/S Register.

The RESET pulse to initialize the system may be provided by the microprocessors on RESET in line. Input high on this line Resets the chip and initializes the three $I/_0$ ports to input mode CE. Input is used for enabling the chip. The 8155 also has a 14-bit programmable binary counter/timer to provide either a sequare ware or terminal count pulse for use in timing of any desired operation. The $I/_0$ addresses are given in Table 4.

	~~~~		
AD ₂	AD ₁	AD ₀	Location
0	0	0	Command and status register.
0	0	1	Port A
0	1	0	Port B
0	1	1	Port C
1	0	0	Low 8-bit of timer
1	0	, 1	2 bits of time mode and upper 6-bits of timer.
<b>~ ~</b>			

# Table - 4

# GAIR. BALASANED KHARDEBAR LIBHART BRIVAJI UNIVERSITY. KALMAPUR

,

 $\bar{\gamma}_{N}$ 





D₃ D₂ Mode 0 0 I/P port 9 (6-bits) 0 1 Port A handshaking and (3-bits • 1 0 Ports A and B handshaking 1 1 0/P port C(6-bits)



Status word

		Timer mode
 м ₂	M ₁	Effect
0	0	Single square wave
0	1	Continuous square wave
1	0	Single pulse
1	1	Continuous pulse

•

Timer Command

.

.

D ₇	D ₆	Effect
0	0	Nop
0	1	Stop immediately
1	0	Stop after $\mathbf{T}C$ is reached
1	1	Start

	Timer	com	nands	bits					
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Command	
ł	Ť –	 Х	X X	Ĭ	X X	I I	<u>I</u>	Port A	
X	X	X X	X X	X X	X X	<u>X</u>	1949 MAR man, and faith one are dan out	Port B	
Ϋ́ Ϋ́	Ϋ́,	X	X X	<u>X</u>	<u> </u>			Port C	
Î X	X X	Į	X			1966 away dingt dingt tangt :		Interrupt enab	ole A.
X X	Į,	<u><u>+</u></u>						Interrupt enab	le
<u>X</u>	<u> </u>							Timer	

.



#### 

# MC144:33

. . .

ć

ŝ ÷ . . . .

÷

•

#### MAXIMUM RATINGS

Aating	Symbol	Value	Unit
OC Supply Voltage	VDD to VEE	-0 5 to +18	Vdc
Voltage, any pin, referenced to VEE	,v	-0 5 to VDD +0.5	Vac
OC Current Drain per Pin	1	10	mAdc
Operating Temperature Range	TA	-40 to +35	°C
Storage Temperature Range	T _{stg}	-65 to +150	°C

.

This device contains circle try to protect the inputs spainst damage flue to high static voltages or electric fields however, it is advised that normal precations be taken to avoid soplication of an_e voltage higher than maximum rated voltages to this night impedance sincuit. For proteir operation it is recommended that  $V_{ie}$  and  $V_{out}$  be constrained to the range  $\Phi_{EE} \leq |V_{in}|$  or  $V_{out}| \leq V_{DD}$ .

•

: . . j

÷

i.

-

i

RECOMMENDED OPERATING CONDITIONS INTO A Day Visal

Parameter	Symbol	Value	Uni
DC Supply Voltage - V _{DD} to Analog Ground VEE to Analog Ground		+5.0 to +8.0 -2.8 to -8.0	Vde
Clock Frequency	fCik	32 to 400	LH.
Zero Offset Correction Capacitor	C	0.1 ± 20%	μF

ELECTRICAL CHARACTERISTICS (C₁ = 0.1 µF mylar, R₁ = 470 kΩ  $\oplus$  V_{ref} = 2.000 V, R₁ = 27 kΩ  $\oplus$  V_{ref} = 200.0 mV, C₀ = 0.1 µF, R_C = 300 kΩ; all voltages referenced to Analog Ground, pin 1.)

	- 										
		VDO	VEE	-46	200		25 0		85	-C	
Characteristic	Symbol	Vdc	Vde	Min	Max	Mini	Түр	Max	Min	M#X	Umi
Linearity-Output Reading (Note 1)	-					' '					Sidg
<ul> <li>(V_{ref} = 2.000 V)</li> </ul>		5.0	-5.0	-		-0.05	10.05	+0.05	-	- 1	
						-Count		+Caunt			i
(V _{ref} = 200.0 mV)		5.0	-5.0	-	-	-	:0.05	-	-	-	
Stability-Output Reading (Note 2)	-										LSO
(VX = 1.990 V, V _{ref} = 2.000 V)		5.0	-50	-	-		-	2			
(Vx = 199.0 mV, V _{ref} = 200.0 mV)		5.0	-50	-	-			з	-		
Zero-Output Reading	-	5.0	-5.9	-	-	:	Q	0	-		LSD
IVx = 0 V, Vref = 2.000 V)		l I				1 1	. '				
Biss Current - Analog Input	-	5.0	-5.0	-	-	- :	: 20	:100	_		PADE
Reference Input		5.0	- 5.0	_	_	-	: 20	+100	-		
Analog Ground		50	-5.0	-	-	!	x 20	: 500	_		
Common Made Rejection	1 _	5.0	- 5.0	-	-		65	-	-	-	ವರಿ
IVx = 1.4 V, Vraf = 2.000 V	1	1	1	[ ,		•	[	ļ			
for = 32 kHz)		1	!			<b>.</b>	1	[			
Output Voltage - Pins 14 to 23	1	1	h					h			V.x
(Vss = 0 V) "0" Lavel	Voi	5.0	-5.0	-	0.05	- U	0	0.05		3.05	1
"1" Level	VOH	5.0	- 5.0	4.95	-	4.95	5.0	_	4.95		1
(VSS = -5.0 V) "0" Level	Voi	5.0	-5.0	-	4.95	- 1	-5.0	-4.95	-	-4.95	1
"1" Lavel	VOH	5.0	-5.0	4.95	- 1	4.95	5.0	- 1	4.95	- 1	
Output Current - Pins 14 to 23		1	<u> </u>	t	İ			1	<u> </u>		mAde
(V35 - 0 V)	ŀ		[		Ι.			1	1		ĺ
IVOH - 4.8 VI Source	IOH	5.0	-5.0	-0.25	-	-0.2	-0.38	-	-0.14	- 1	1
(VOL = 0.4 V) Sink	101	5.0	-5.0	0.64	- 1	0.51	0.88	1 -	0.36		
(VSS 5.0 V)	-		1			1 .		1	1	1	1
(VOH = 4.5 V) Source	IOH	5.0	-5.0	-0.82	] _	-0.5.	-0.9	1 -	-0.35	- 1	1
(VOL = -4.5 V) Sink	1OL	5.0	- 5.0	1.5	- 1	1.3	2.25	1 -	0.9	1 -	1
Clock Frequency	1Cth	5.0	-50	- 1	-	1-	66	- 1		-	k.42
(Ac = 300 x A)		1	1	1	1 :	1		Į.	ļ .	1	
Input Current - DU	100	5.0	-50	-	:0.3	- 1	.000001	:0.3		1.0	4.ic
Quiescent Current	10	5.0	- 5.0	-	3.7	- 1	0.9	2.0	<u>+</u>	.6	made
IVOD to VEE, ISS = 01	1	8.0	-8.0	-	7.4	-	1.8	4.0	-	2.2	1
OC Supply Rejection	-	50	-50	-	-	- 1	0.5	- 1	- 1	-	mV.V
(VOD 10 VEE, ISS = 0, V/et = 2.000V)		1							1	1	Ì

Note 1: Accuracy — The accuracy of the meaningful locale is the accuracy of the secting of the reference voltage. Zero is recaculated during each conversion cycle. The meaningful localization is linearity, in other words, the deviation from correct reading for all industs other than positive full scale and zero is defined as the linearity localization. Note 2: 3 LSO stability for 200 mV scale is defined as the range that the LSD will occupy 95% of the time.

d'

.

# MC14433

digit is selected. The most significant digit (% digit) turns on immediately after an EOC pulse followed by the remaining digits, sequencing from MSD to LSD. An interdigit blanking time of two clock ceriods is included to ensure that the BCD data has settled. The multiplex rate is equal to the clock frequency divided by 80. Thus, with a system clock rate of 66 kHz, the multiplex rate would be 0.8 kHz. Relative timing among digital select ouptut and EOC signals is shown in the Digit Select Timing Diagram, Figure 8.

BCD DATA OUTPUTS (00, 01, 02, 03, Pins 20, 21, 22, 23)

Multiplexed BCD outputs contain 3 full digits of information during DS2, 3, 4, while during DS1, the % digit, overtange, underrange and polarity are available. The adjacent truth table shows the formats of the information during DS1.

POSITIVE POWER SUPPLY (VDD, Pin 24) The most positive supply voltage pin.

т	R	u	T	н	٢	A	8L	
---	---	---	---	---	---	---	----	--

Coded Condition of MSD	03	02	٥ı	00	BCO to 7 Segment Decading
+0	1	1	1	0	Blank
-0	1	0	1	0	Blank
+Q UR	11	1	1	1	2: ank
-0 บล	1	0	1	1	. Blank
+1	0	1	0	0	4-1) Hook La
-1	0	٥	à	Q	0-1 only seg b
+108	0	1	1	1	7-1 and c to
-+ 1 OR	0	٥	1	1	3-+1 MSD

Notes for Truth Table
Q3 → ½ digit, tow for "1", high for "0"
Q2 → Polarity: "1" = positive, "0" = reparive
Q0 → Out of range condition exists if ±0 = 1, When used in conjunction with Q3 the type of _ at of range condition is indicated, i.e., Q3 = 0 → OR or ±3 = 1 → UR.

When only segment b and c of the wooder are connected to the % digit of the display, 4, 0, 7 and 3 access at 1. The overrange indication  $\{03 \\ = C$  and  $\{00 \\ = 1\}$  occurs when the count is greater than  $1995_{\pm}$  e.g., 1.999 V for a reference of 2.000 V. The underangementication, useful for autoranging circuits, occurs when the x-unt is less than 180, e.g., 0.180 V for a reference of 2.000 V=

Caution: If the most significant digit is unnected to a display other than a "1" only; such as a full cigit display, segments other than b and c must be disconnected. The BCD to seven segment decoder must blank on BCD insurs 1010 to 1111.

#### % FIGURE 7 - ALTERNATE OSCILLATOR CIRCUITS



FIGURE 8 - DIGIT SELECT TIMING DIAGRAM



ı,



1.20

12

i:



#### FIGURE 10 - EQUIVALENT CORCUIT DIAGRAMS OF THE ANALOG SECTION CURING SEGMENT 4 OF THE TIM NG CYCLE



#### CIRCUIT OPERATION

The MC14433 CMOS integrated circuit, together with a minimum number of external components, forms a modified dual ramp A/D convertar. The device contains, the customary CMOS digital logic providing counters, latches, and multiplexing circuitry as well as the CMOS analog circuitry providing operational amplifiers and comparators required to implement a complete single chip A/D. Autozero, high input impedances, and autopolarity are features of this system. Using CMOS technology, an A/D with a wide range of power supply voltage and low power consumption is now available with the MC14433.

During each conversion, the offsat voltages of the internal amplifiers and comparators are compensated for by the system's autozero operation. Also each conversion 'ratiometrically' measures the unknown input voltage. In other words, the output reading is the ratio of the unknown voltage to the reference voltage with a ratio of 1 equal to the maximum count 1999. The entire conversion cycle requires slightly more than 16000 clock periods and may be divided into six different segments. The waveforms showing the conversion cycle with a positive input and a negative input are shown in Figure 9. The six segments of these waveforms are described below.

Segment 1 — The offset capacitor  $(C_0)$ , which  $C_0$  is compensates for the input offset voltages of the buffer

and integrator amplifiers, is charged during this period. Also, the integrator capacitor is shorted. This segment requires 4000 clock periods.

Segment 2 — The integr for output decreases to the comparator threshold voltage. At this time a number of counts equivalent to the input offset voltage of the comparator is stored in the offset latches for later use in the autozero process. The time for this segment is variable, and tess than 800 clock perivate.

Segment 3 - This segment of the conversion cycle is the same as Segment 1.

Segment 4 — Segment = is an up-going ramp cycle with the unknown input vollage (V $\chi$ ) as the inout to the integrator. Figure 10 showsame equivalent configuration of the analog section of the MC14433. The actual configuration of the analog section is dependent upon the polarity of the input soltage during the previous conversion cycle.

Segment 5 — This segment is a down-going ramp period with the reference 40.tag. as the input to the integrator. Segment 5 of the conversion cycle has a time equal to the number of mounts stored in the offset storage latches during Segment 2. As a result, the system zeros automatically.

Segment 6 — This is an extension of Segment 5. The time period for this portion is 4000 clock periods. The results of the A/D convertion cycle are determined in this portion of the convertion of vice.

ø

MC14433



MULTIPLEX RATE -CLOCK FREQUENCY

96

,î:

. . .....

### MC14433

en ko

### DEVICE OPERATION

### ANALOG GROUND (VAG, Pin 1)

Analog ground at this pln is the input reference level for the unknown input voltage  $(V\chi)$  and reference voltage  $(V_{ref})$ . This pin is a high impedance input.

#### REFERENCE VOLTAGE (V_{ref}, Pin 2) UNKNOWN INPUT VOLTAGE (V_X, Pin 3)

This A/D system performs a ratiometric A/D conversion; that is, the unknown input voltage, V_X, is measured as a ratio of the reference voltage, V_{ref}. The full scale voltage is equal to that voltage applied to V_{ref}. Therefore, a full scale voltage of 1.999 V requires a reference voltage of 2.000 V while full scale voltage of 199.9 mV requires a reference voltage of 200 mV. Both V_X and V_{ref} are high impedance inputs. In addition to being a reference input, pin 2 functions as a reset for the A/D converter. When pin 2 is switched to V_{EE} for at least 5 clock cycles, the system is reset to the beginning of a conversion cycle.

EXTERNAL COMPONENTS (R₁, R₁/C₁, C₁; Pins 4, 5, 6) These pins are for external components for the integration used in the dual ramp A/D conversion. A typical value for the capacitor is 0.1  $\mu$ F (mylar) while the resistor should be 470 kΩ for 2.0 V full scale operation and 27 kΩ for 200 mV full scale operation. These values are for a 66 kHz clock frequency which will produce a conversion time of approximately 250 ms. The equations governing the calculation for the values for integrator components are as follows:

$$R_{i} = \frac{V_{X}(max)}{C_{i}} \times \frac{T}{\Delta V}$$

#### ΔV = VDD - Vχ(max) - 0.5 [

 $T = 4000 \times \frac{1}{100}$ 

where:

Rj is in kΩ

 $V_{DD}$  is the voltage at pin 24 referenced to  $V_{AG}$  $V_X$  is the voltage at pin 3 referenced to  $V_{AG}$  $f_{Clk}$  is the clock frequency at pin 10 in kHz

Example:

 $C_{1} = 0.1 \ \mu\text{F}$   $V_{DD} = 5.0 \ \text{volts}$   $f_{CIk} = 66 \ \text{kHz}$ For V_X(max) = 2.0 \ \text{volts}  $R_{1} = 480 \ \text{k}\Omega \ (\text{use} \ 470 \ \text{k}\Omega \ \pm 5\%)$ For V_X(max) = 200 mV

Note that for worst case conditions, the minimum allowable value for  $R_1$  is a function of  $C_1$  min, VDD min, and  $f_{C1k}$  max. The worst case condition does not allow

 $V + V\chi$  to exceed VDD. The 0.5 V factor in the above equation for  $\Delta V$  is for safety margin.

#### OFFSET CAPACITOR (CO1, CO2 Pins 7, 8)

These pins are used for connecting the offset correction capacitor. The recommonded value is  $0.1\,\mu F_{\odot}$ 

#### DISPLAY UPDATE INPUT (DU, Fin 9)

.....

If a positive edge is received on his input prior to the ramp-down cycle, new data will be strobed into the output latches during that conversion cycle. When this pin is wired directly to the EOC output (pin 14), every conversion will be displayed. When this pin is driven from an external source, the voltage should be referenced to VSS.

#### CLOCK (Cik I, Cik O, Pins 10, 11)

The MC14433 device containe its own oscillator system clock. A single resistor connected between pins 10 and 11 sets the clock frequency. If increased stability is desired, these pins will support a mystal or LC circuit. The clock input, pin 10, may also be driven from an external clock source which need have only standard CMOS output drive. For external clock inputs this pin is referenced to VEE. A 300 kΩ resi or results in clock frequency of about 66 kHz. (See the typical characteristic curves.) For alternate -zquits see Figure 7.

### NEGATIVE POWER SUPPLY (VEE. Pin 12)

This is the connection for the rs set negative power supply voltage. The typical current  $\pm 0.8$  mA. Note the current for the output drive circe t is not returned through this pin, but through pin 13.

# NEGATIVE POWER SUPPLY FOR JUTPUT CIRCUITRY (VSS, Pin 13)

This is the law voltage level for the output pins of the MC14433 (BCD, Digit Selects, EOC,  $\overline{\mathbb{C}}(R)$ ). When this pin is connected to analog ground, the output voltage is from analog ground to VDD. When convected to VEE, the output swing is from VEE to VDD. The allowable operating range for VSS is between VDD – 10 rolts and VEE.

#### END OF CONVERSION (EOC, Pin 1-1)

The EOC output produces a pulse 1 the end of each conversion cycle. This pulse width is equivalent to one half the period of the system clock (pim 11).

#### OVERRANGE (OR, Pin 15)

The  $\widetilde{OR}$  pin is low when  $V_X$  excets  $V_{ret}.$  Normally it is high.

# DIGIT SELECT (DS4, DS3, DS2, DS Pins 16, 17, 18, 19)

The digit select output is high when the respective

REFERENCES :

 D. M. Aslander and Paul Sagules, Microprocessors for measurement and control.
 Osborne/MC - Graw-Hill.
 Pg. 5-7, 287-315.

- 2. Intel manual.
- 3. C. MOS manual (14433).
- Aditya P. Mathur.
   Introduction to Microprocessors,
   MC Graw Hill 1981.

5. A. P. Malvino :

Digital computer electronics and Introduction to Microcomputers. MC Graw - Hill - 1986.

6. Practical Semi-conductors data manual.
Edited by G. C. Jain.
B.P.P.
Pg. 81.