


A P P E N D I X



CMOS Video Speed 8-Bit Flash Analog-to-Digital Converter

For Use in Low-Power Consumption,
High-Speed Digitization Applications

Features:

- CMOS low power with SOS speed
- Parallel conversion technique
- 15-MHz sampling rate (66-ns conversion time)
- 8-bit latched 3-state output with overflow bit
- $\pm 1/2$ LSB accuracy (typ)
- Single supply voltage (4 to 5 V)
- 2 units in series allow 9-bit output
- 2 units in parallel allow 30-MHz sampling rate

The RCA CA3308* is a CMOS 240-mW parallel (FLASH) analog-to-digital converter designed for applications demanding both low-power consumption and high-speed digitization.

The CA3308 operates over a wide full-scale input-voltage range of 4 volts up to 8 volts with maximum power consumptions as low as 240 mW, depending upon the clock frequency selected. When operated from a 5 volt supply at a clock frequency of 15 MHz, the power consumption of the CA3308 is typically 240 mW.

The intrinsic high conversion rate makes the CA3308 ideally suited for digitizing high-speed signals. The overflow bit makes possible the connection of two or more CA3308s in series to increase the resolution of the conversion system.

A series connection of two CA3308s may be used to produce a 9-bit high-speed converter. Operation of two CA3308s in parallel doubles the conversion speed (i.e., increases the sampling rate from 15 to 30 MHz). CA3308s may be combined with a high-speed 8-bit D/A converter, a binary adder, control logic, and an op amp to form a very high-speed 15-bit A/D converter.

256 paralleled auto-balanced voltage comparators measure the input voltage with respect to a known reference to produce the parallel-bit outputs in the CA3308.

255 comparators are required to quantize all input voltage levels in this 8-bit converter, and the additional comparator is required for the overflow bit.


The voltage supply for analog circuitry is termed V_{AA} and AGND. The voltage supply for digital circuitry is termed V_{DD} and V_{SS} .

The CA3308 type is available in a 24-lead dual-in-line ceramic package (D suffix).

* Formerly Developmental Type No. TA11279

Applications:

- The CA3308 is especially suited for high-speed conversion applications where low power is also important
- TV video digitizing (industrial/security/broadcast)
- High-speed A/D conversion
- Ultrasound signature analysis
- Transient signal analysis
- High-energy physics research
- High-speed oscilloscope storage/display
- General-purpose hybrid ADCs
- Optical character recognition
- Radar pulse analysis
- Motion signature analysis
- μP data acquisition systems



TERMINAL ASSIGNMENT

CA3308

MAXIMUM RATINGS, Absolute-Maximum Values

DC SUPPLY VOLTAGE RANGE (V_{DD} AND V_{AA})

(VOLTAGE REFERENCED TO V_{SS} TERMINAL) -0.5 to +8 V

INPUT VOLTAGE RANGE

ALL INPUTS -0.5 to V_{DD} +0.5 V

DC INPUT CURRENT

CLK, PH, CE1, CE2, V_{IN} ± 10 mA

POWER DISSIPATION PER PACKAGE (P_D)

FOR $T_A = -40$ to 55°C 315 mW

FOR $T_A = 55^\circ\text{C}$ to 85°C Derate linearly at 3.3 mW/ $^\circ\text{C}$


TEMPERATURE RANGE

OPERATING -40 to $+85^\circ\text{C}$

STORAGE -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING)

AT DISTANCE $1/16 \pm 1/32$ in (1.59 ± 0.79 mm) FROM CASE FOR 10 s MAX $+265^\circ\text{C}$



ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS V _{AA} = V _{DD}	LIMITS			UNITS
		MIN.	TYP.	MAX.	
Resolution		—	—	8	Bits
Linearity Error	V _{DD} =5 V, V _{REF} =0.4 V CLK=15 MHz, gain adjusted	—	—	±1	(CA3308D)
Differential Linearity Error	V _{DD} =5 V, V _{REF} =0.4 V CLK=15 MHz	—	—	±1	(CA3308D)
Quantizing Error		-½	—	½	LSB
Analog Input	V _{DD} =5 V				
Full Scale Range	CLK=15 MHz	4	—	8	V
Input Capacitance		—	50	—	pF
Input Current	V _{IN} =0.4 V	—	1000	2000	μA
Maximum Conversion Speed	V _{DD} =5 V	15 M	17 M	—	SPS
Device Current (Excludes I _{REF})	V _{DD} =5 V (CLK=15 MHz)	—	30	—	mA
Ladder Impedance		300	600	900	Ω
Digital Inputs					
Low Voltage		—	—	1.5	V
High Voltage	V _{DD} =5 V	3.5	—	—	V
Input Current (Except Pin 18)		—	±1	—	μA
Digital Outputs					
Output Low (Sink) Current	V _{DD} =5 V, V _O =0.4 V	3.2	10	—	mA
Output High (Source) Current	V _{DD} =5 V, V _O =4.6 V	1.6	-6	—	mA
Digital Output Delay, t _d	V _{DD} =5 V	—	25	—	ns




Fig 2—Timing diagram for the CA3308



DAC0800, DAC0801, DAC0802 8-Bit Digital-to-Analog Converters

General Description

The DAC0800 series are monolithic 8-bit high-speed current-output digital-to-analog converters (DAC) featuring typical settling times of 100 ns. When used as a multiplying DAC, monotonic performance over a 40 to 1 reference current range is possible. The DAC0800 series also features high compliance complementary current outputs to allow differential output voltages of 20 Vp-p with simple resistor loads as shown in Figure 1. The reference-to-full-scale current matching of better than ± 1 LSB eliminates the need for full-scale trims in most applications while the nonlinearities of better than $\pm 0.1\%$ over temperature minimizes system error accumulations.

The noise immune inputs of the DAC0800 series will accept TTL levels with the logic threshold pin, V_{LC} , potential allow direct interface to all logic families. The performance and characteristics of the device are essentially unchanged over the full ± 4.5 V to ± 18 V power supply range; power dissipation is only 33 mW with ± 5 V supplies and is independent of the logic input states.

The DAC0800, DAC0802, DAC0800C, DAC0801C and DAC0802C are a direct replacement for the DAC-08, DAC-08A, DAC-08C, DAC-08E and DAC-08H, respectively.

Features

- Fast settling output current 100 ns
- Full scale error ± 1 LSB
- Nonlinearity over temperature $\pm 0.1\%$
- Full scale current drift ± 10 ppm/ $^{\circ}$ C
- High output compliance -10 V to $+18$ V
- Complementary current outputs
- Interface directly with TTL, CMOS, PMOS and others
- 2 quadrant wide range multiplying capability
- Wide power supply range ± 4.5 V to ± 18 V
- Low power consumption 33 mW at ± 5 V
- Low cost

Typical Applications





FIGURE 1. ± 20 Vp-p Output Digital-to-Analog Converter

Connection Diagram

Dual-In-Line Package



TL/M/5000-1

See Ordering Information

Ordering Information

Non Linearity	Temperature Range	Order Numbers*			
		J Package (J16A)		N Package (N16A)	
$\pm 0.1\%$ FS	$-55^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	DAC0802LJ	DAC-08AQ	DAC0802LCN	DAC-08HP
$\pm 0.1\%$ FS	$0^{\circ}\text{C} < T_A < +70^{\circ}\text{C}$	DAC0802LCJ	DAC-08HQ		
$\pm 0.19\%$ FS	$-55^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$	DAC0800LJ	DAC-08Q		
$\pm 0.19\%$ FS	$0^{\circ}\text{C} < T_A < +70^{\circ}\text{C}$	DAC0800LCJ	DAC-08EQ	DAC0800LCN	DAC-08EP
$\pm 0.39\%$ FS	$0^{\circ}\text{C} < T_A < +70^{\circ}\text{C}$	DAC0801LCJ	DAC-08CQ	DAC0801LCN	DAC-08CP

*Note: Devices may be ordered by using either order number.

DAC0800, DAC0801, DAC0802

Absolute Maximum Ratings

Supply Voltage	$\pm 18\text{V}$ or 36V
Power Dissipation (Note 1)	500 mW
Reference Input	
Differential Voltage (V14 to V15)	V^- to V^+
Reference Input	
Common-Mode Range (V14, V15)	V^- to V^+
Reference Input Current	5 mA
Logic Inputs	V^- to V^+ plus 36V
Analog Current Outputs	Figure 24
Storage Temperature	-65°C to $+150^\circ\text{C}$
Lead Temp. (Soldering, 10 seconds)	300°C

Operating Conditions

	Min	Max	Units
Temperature (T_A)			
DAC0802L	-55	+125	$^\circ\text{C}$
DAC0800L	-55	+125	$^\circ\text{C}$
DAC0800LC	0	+70	$^\circ\text{C}$
DAC0801LC	0	+70	$^\circ\text{C}$
DAC0802LC	0	+70	$^\circ\text{C}$

Electrical Characteristics

($V_S = \pm 15\text{V}$, $I_{REF} = 2\text{mA}$, $T_{MIN} \leq T_A \leq T_{MAX}$ unless otherwise specified. Output characteristics refer to both I_{OUT} and I_{OUT2} .)

Parameter	Conditions	DAC0802L/ DAC0802LC			DAC0800L/ DAC0800LC			DAC0801LC			Units
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Resolution		8	8	8	8	8	8	8	8	8	Bits
Monotonicity		8	8	8	8	8	8	8	8	8	Bits
Nonlinearity				± 0.1			± 0.19			± 0.39	%FS
t_s Settling Time	To $\pm 1/2$ LSB, All Bits Switched "ON" or "OFF", $T_A = 25^\circ\text{C}$		100	135					100	150	ns
	DAC0800L					100	135				ns
	DAC0802LC										ns
t_{PLH} , t_{PHL} Propagation Delay	$T_A = 25^\circ\text{C}$										
Each Bit			35	60		35	60		35	60	ns
All Bits Switched			35	60		35	60		35	60	ns
TC_{FS} Full Scale Tempo			± 10	± 50		± 10	± 50		± 10	± 50	ppm/ $^\circ\text{C}$
V_{OC} Output Voltage Compliance	Full Scale Current Change $< 1/2$ LSB, $R_{OUT} > 20\text{M}\Omega$ Typ	-10		18	-10		18	-10		18	V
I_{FS4} Full Scale Current	$V_{REF} = 10\text{000V}$, $R_{14} = 5\text{000 k}\Omega$ $R_{15} = 5\text{000 k}\Omega$, $T_A = 25^\circ\text{C}$	1 984	1 992	2 000	1 94	1 99	2 04	1 94	1 99	2 04	mA
I_{FS4} Full Scale Symmetry	I_{FS4} , I_{FS2}		± 0.5	± 4.0		± 1	± 8.0		± 2	± 16	μA
I_{ZS} Zero Scale Current			0.1	1.0		0.2	2.0		0.2	4.0	μA
I_{FSR} Output Current Range	$V^- = -5\text{V}$ $V^- = -8\text{V}$ to -18V	0	2.0	2.1	0	2.0	2.1	0	2.0	2.1	mA
		0	2.0	4.2	0	2.0	4.2	0	2.0	4.2	mA
V_{IL} Logic Input Levels	V_{L1} 0V			0.8			0.8			0.8	V
V_{IH} Logic Input Levels		2.0			2.0			2.0			V
I_{IL} Logic Input Current	$V_{LC} = 0\text{V}$ $-10\text{V} < V_{IN} \leq +0.8\text{V}$		-2.0	-1.0		-2.0	-1.0		-2.0	-1.0	μA
I_{IH} Logic Input Current	$2\text{V} < V_{IN} < +18\text{V}$		0.002	1.0		0.002	1.0		0.002	1.0	μA
V_{IS} Logic Input Swing	$V^- = -15\text{V}$	-10		18	-10		18	-10		18	V
V_{THR} Logic Threshold Range	$V_S = \pm 15\text{V}$	-10		13.5	-10		13.5	-10		13.5	V
I_{IS} Reference Bias Current			-1.0	-3.0		-1.0	-3.0		-1.0	-3.0	μA
di/dt Reference Input Slew Rate	(Figure 24)	4.0	8.0		4.0	8.0		4.0	8.0		mA/ μs
$PSS_{F_{S1}}$ Power Supply Sensitivity	$\pm 5\text{V}$, $V^- = -18\text{V}$		0.0001	0.01		0.0001	0.01		0.0001	0.01	%/%
PSS_{IFS}	-4.5V , $V^- = -18\text{V}$ $I_{REF} = 1\text{mA}$		0.0001	0.01		0.0001	0.01		0.0001	0.01	%/%
I^+ I^- Power Supply Current	$V_S = \pm 5\text{V}$, $I_{REF} = 1\text{mA}$		23	38		23	38		23	38	mA
			-43	-58		-43	-58		-43	-58	mA
	$V_S = 5\text{V}$, -18V , $I_{REF} = 2\text{mA}$		24	38		24	38		24	38	mA
			-64	-78		-64	-78		-64	-78	mA
I^+ I^-	$V_S = \pm 18\text{V}$, $I_{REF} = 2\text{mA}$		25	38		25	38		25	38	mA
			-65	-78		-65	-78		-65	-78	mA
P_D Power Dissipation	$\pm 5\text{V}$, $I_{REF} = 1\text{mA}$		33	48		33	48		33	48	mW
	5V , -15V , $I_{REF} = 2\text{mA}$		108	136		108	136		108	136	mW
	$\pm 15\text{V}$, $I_{REF} = 2\text{mA}$		135	174		135	174		135	174	mW

Note 1 The maximum junction temperature of the DAC0800, DAC0801 and DAC0802 is 125°C for operating at elevated temperatures; devices in the dual in line J package must be derated based on a thermal resistance of $100^\circ\text{C}/\text{W}$, junction to ambient $17^\circ\text{C}/\text{W}$ for the molded dual in line N package.



NMOS RAMs

MM2147/MM2147L Family 4096 x 1 Static RAMs

General Description

The MM2147 is a 4096 word by 1 bit static random access memory fabricated using N channel silicon gate technology. All internal circuits are fully static and therefore require no clocks or refreshing for operation. The data is read out nondestructively and has the same polarity as the input data.


The separate chip select input automatically switches the part to its low power standby mode.

The output is held in a high impedance state during write to simplify common bus applications.

Features

- All inputs and outputs directly TTL compatible
- Static operation—no clocks or refreshing required
- Automatic power down
- High speed—down to 55 ns access time
- TRI STATE[®] output for bus interface
- Separate Data In and Data Out pins
- Single +5V supply
- Standard 18 pin dual in line package


Connection Diagram*



Order Number MM2147N 3, MM2147N,
MM2147N L or MM2147N 1L
See NS Package N18A

Order Number MM2147J 3, MM2147J,
MM2147J L or MM2147J 1L
See NS Package J18A

Logic Symbol*



Pin Names*

A0-A11	Address Inputs
WE (W)	Write Enable
CS (S)	Chip Select
DIN (D)	Data In
DOUT (O)	Data Out
VCC	Power (+5V)
VSS	Ground

Truth Table*

CS (S)	WE (W)	DIN (D)	DOUT (O)	MODE	POWER
H	X	X	Hi Z	Not Selected	Standby
L	1	H	Hi Z	Write 1	Active
L	L	L	Hi Z	Write 0	Active
L	H	X	DOUT	Read	Active

* The symbols in parentheses are per pin 1 industry standard

Functional Description

Two pins control the operation of the MM2147. Chip select enables write and read operations, deselects the device putting it in the low power standby mode and controls TRI STATING of the data output buffer. Write enable chooses between READ and WRITE modes and also controls output TRI STATING. The truth table details the states produced by combinations of the controls.

READ cycle timing is shown in the section on Switching Time Waveforms. Write enable is kept high. Independent of chip select, any change in address code causes new data to be fetched and brought to the output buffer. Chip select must be low, however, for the output buffer to be enabled and transfer the data to the output pin.


Address access time is the time required for an address change to produce new data at the output pin, assuming chip select has enabled the output buffer prior to data arrival. Chip select access time is the time required for chip select to enable the output buffer and transfer

previously fetched data to the output pin. Operation with chip select continuously held low is permissible.

WRITE cycle timing is shown in the section on Switching Time Waveforms. Writing occurs only during the time both chip select and write enable are low. Minimum write pulse width refers to this simultaneous low region. Data set up and hold times are measured with respect to whichever control first rises. Successive write operations may be performed with chip select continuously held low. Write enable then is used to terminate WRITE between address changes. Alternatively, write enable may be held low for successive WRITES and chip select used for write interruption between address change. In any event, either write enable or chip select (or both) must be high during address transitions to prevent erroneous WRITE.

Standby operation allows data to be maintained with approximately 85% less current. The device automatically switches to the low power standby mode whenever it is deselected.

Block Diagram *



* The symbols in parentheses are per industry standard

Absolute Maximum Ratings

Voltage on any Pin Relative to VSS	-1.5V to +7V
Storage Temperature Range	-55°C to +150°C
Power Dissipation	1.2W
DC Output Current	20 mA
Snal Temperature Range	-55°C to +85°C
Lead Temperature (Soldering, 10 seconds)	300°C

Operating Conditions

	MIN	MAX	UNITS
Supply Voltage (VCC)	4.5	5.5	V
Ambient Temperature (TA)	0	+70	°C

DC Electrical Characteristics TA = 0°C to +70°C, VCC = 5V ±10% (Note 1)

SYMBOL	PARAMETER	CONDITIONS	MM2147		MM2147L		MM2147L		UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	
V _{IH}	Logical '1' Input Voltage		2.0	6.0	2.0	6.0	2.0	6.0	V
V _{IL}	Logical '0' Input Voltage		1.0	0.8	1.0	0.8	1.0	0.8	V
V _{OH}	Logical '1' Output Voltage	I _{OL} = 0 mA	2.4		2.4		2.4		V
V _{OL}	Logical '0' Output Voltage	I _{OL} = 10 mA		0.4		0.4		0.4	V
I _{IL}	Input Load Current	V _{IH} = 0 to 5 V, V _{IL} = Max		10		10		10	μA
I _{ILO}	Output Leakage Current	V _{OL} = 4.5V to Gnd, C _S = V _{IH} , VCC = Max		50		50		50	μA
I _{CC1}	Power Supply Current	V _{IH} = Max, C _S = V _{IL} , Outputs Open, TA = 25°C		170		160		135	mA
I _{CC2}	Power Supply Current	V _{IH} = Max, C _S = V _{IL} , Outputs Open, TA = 0°C		180		180		140	mA
I _{SB}	Standby Current	V _{IH} = Min to Max, C _S = V _{IH}		30		20		10	mA
I _{PO}	Peak Power ON Current (Note 2)	V _{IH} = Gnd to VCC Min, C _S = Lower of VCC or V _{IH} (MIN)		70		50		30	mA

Capacitance TA = 25°C, f = 1 MHz (Note 3)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
C _{IN}	Input Capacitance	All Inputs V _{IN} = 0V		5	pF
C _{OUT}	Output Capacitance	V _O = 3V		6	pF

AC Test Conditions (Note 4)

Input Pulse Levels: Gnd to 3.5V
 Input Rise and Fall Times: ≤ 10 ns
 Input and Output Timing Reference Levels: 1.5V
 Output Load: See Figure 1




FIGURE 1. Output Load




FIGURE 2. Power On Current

Note 1: Guaranteed with convective air flow greater than 400 linear feet per minute

Note 2: A pull-up resistor to VCC on the chip select input is required to keep the device deselected or power on current approaches I_{CC} active (see Figure 2)

Note 3: This parameter is guaranteed by periodic testing

Note 4: This device requires a 500 ns time delay after VCC reaches the specified minimum limit to ensure proper operation after power on. This allows the internally generated substrate bias to reach its functional level.

Read Cycle AC Electrical Characteristics 1A: -0°C to +70°C, VCC = 5V ±10%


SYMBOL		PARAMETER	MM2147/3		MM2147 MM2147L		MM2147L 1		UNITS
ALTERNATE	STANDARD		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	TA _{AV}	Read Cycle Time	56		70		80		ns
t _{AA}	TA _{VII}	Address Access Time		54		70		80	ns
t _{AS1}	t _{SI} (1v1)	Chip Select Access Time (Note 5)		54		70		80	ns
t _{AS2}	t _{SI} (1v2)	Chip Select Access Time (Note 6)		54		80		100	ns
t _{OH}	TA _{OH}	Output Hold from Address Change	4		4		4		ns
t ₁₂	TA ₁₂	Chip Selection to Output Access	0		10		10		ns
t _{1Z}	TA _{1Z}	Chip Deselection to Output TRI STATE	0	40	0	40	0	80	ns
t _{PU}	TA _{ILCH}	Chip Selection to Power Up	0		0		0		ns
t _{PD}	TA _{ILCL}	Chip Deselection to Power Down		30		30		36	ns

Note 5: Chip deselected for greater than 55 ns prior to selection


Note 6: Chip deselected for a finite time that is less than 60 ns prior to selection

Read Cycle Waveforms*

Read Cycle No. 1 (Continuously Selected)



Read Cycle No. 2 (Chip Select Switched)



* The symbols in parentheses are proposed industry standard



NMOS RAMs
PREVIEW

NMC2148/NMC2148L 1024 x 4 Static RAM

General Description


The NMC2148 is a 1024 word by 4-bit static random access memory fabricated using N channel silicon gate technology. All internal circuits are fully static and therefore require no clocks or refreshing for operation. The data is read out nondestructively and has the same polarity as the input data.

The separate chip select input automatically switches the part to its low power standby mode when it goes high. Common input/output pins are provided.

Features


- All inputs and outputs directly TTL compatible
- Static operation—no clocks or refreshing required
- Automatic power down
- High speed down to 55 ns access time
- TRI-STATE* output for bus interface
- Common Data I/O pins
- Single +5V supply
- Standard 18 pin dual in-line package

Block Diagram*




*The symbols in parentheses are proposed industry standard

Connection Diagram*



Logic Symbol*



Pin Names*

A0 A3	Address Inputs
WE (W)	Write Enable
CS (S)	Chip Select
DQ0-DQ3 (DQ0-DQ3)	Data Input/Output
VCC*	Power (+5V)
VSS	Ground

FAMILY SPECIFICATIONS

ECL10 000

These specifications cover the electrical characteristics of the ECL10 000 unless otherwise specified in the individual device data sheet.

RATINGS see chapter MAXIMUM RATINGS

D C CHARACTERISTICS at V_{CC} - ground, $V_{EE} = -5.2$ V

Each CK circuit has been designed to meet the d.c. specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed-circuit board and transverse air flow 2.5 m/s is maintained. Test values are given in the table and defined in the figure.

Test parameters

	temperature °C			unit
	-30	+25	+85	
V_{IHmax}	-890	-810	-700	mV
V_{IHmin}	-1205	1105	-1035	mV
V_{ILmax}	-1500	-1475	-1440	mV
V_{ILmin}	-1890	-1850	-1825	mV




Fig. 1 Transfer characteristics

A C CHARACTERISTICS




Fig. 2 Switching times test circuit $V_{CC1} = V_{CC2} = +2.0$ V, $V_{EE} = -3.2$ V.

input pulse: $t_{TLH} = t_{THL} = 2.0 \pm 0.2$ ns (between 20 and 80%); $V_{IH} = +1.1$ V; $V_{IL} = +0.3$ V.

SPECIFICATIONS

Test table $V_{CC} = 0$ V (ground); $V_{EE} = -5.2$ V; $R_L = 60 \Omega$ to -2 V.

characteristic	symbol	temperature ($^{\circ}\text{C}$)			unit	remarks
		-30	+25	+85		
Output voltage HIGH	V_{OHmax}	-390	-510	-700	mV	
	V_{OHmin}	-1380	-880	-890	mV	
Output threshold voltage HIGH	V_{OHC}	-580	-880	-910	mV	
Output threshold voltage LOW	V_{OLC}	1655	-1630	-1595	mV	
Output voltage LOW	V_{OLmax}	-1675	-1650	-1615	mV	
	V_{OLmin}	-1890	-1850	-1825	mV	

Notes

- 1 Input resistance is positive at any frequency.
- 2 Non specified input pins should be connected to V_{ILmin} or left open.
- 3 Input and output cables to the oscilloscope are 50Ω coaxial cables with equal length.
- 4 Input impedance of the oscilloscope is 50Ω .
- 5 The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper test.




Fig. 3 Propagation delay and transition times waveforms




Fig 5 Switching times testing waveforms

QUADRUPLE OR/NOR GATE

The 10101 is a quadruple 2 input OR/NOR gate with one input from each gate common to pin 12. Unused inputs can be left open due to integrated pull down resistors, which avoids the need for a voltage supply.




Fig 1 Logic diagram




Fig 2 Pin designation

$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$,
 $V_{EE} = -5.2 \text{ V}$

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5.2	V
Operating ambient temperature range	T_{amb}	-30 to +85	°C
Average propagation delay	t_{pd}	typ	2.0 ns
Output voltage			
HIGH state	V_{OH}	nom	-880 mV
LOW state	V_{OL}	nom	-1720 mV
Power consumption per package (no load)	P_D	typ	100 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINE (see Package outlines)

10101N plastic 16-lead dual in-line (SOT-38)
 10101F ceramic 16-lead dual in-line (SOT-74)

D.C. CHARACTERISTICS

$V_{CC} = 0 \text{ V (ground)}$; $V_{EE} = -5.2 \text{ V}$

	symbol	pin under test	$T_{amb} (^{\circ}\text{C})$			unit	conditions
			-30	+25	+85		
Supply current	$I_{EE\max}$	8	29	26	26	mA	
Input current LOW	$I_{IL\min}$	4*	0.5	0.5	0.3	μA	see How to test section
Input current HIGH	$I_{IH\max}$	12*	850	535	285	μA	
		other inputs	425	285	285	μA	

* Individually test each input applying the above mentioned conditions

Output voltage HIGH	V_{OH}	min	-1 060	980	- 890	mV	$V_{IL\min}$ on inputs for invert outputs $V_{IH\max}$ on inputs for direct outputs
		typ		880		mV	
		max	890	- 810	- 700	mV	
Output voltage LOW	V_{OL}	min.	-1 890	-1 850	-1 825	mV	$V_{IH\max}$ on inputs for invert outputs $V_{IL\min}$ on inputs for direct outputs
		typ		-1 720		mV	
		max	-1 675	-1 650	-1 615	mV	
Output threshold voltage HIGH	V_{OHC}	min	-1080	- 980	- 910	mV	V_{ILC} on one input for invert outputs V_{IHC} on one input for direct outputs
Output threshold voltage LOW	V_{OLC}	max	-1 655	1 630	1 595	mV	One input at V_{ILC} or V_{IHC}

A.C. CHARACTERISTICS

$V_{CC1} = V_{CC2} = 2.0 \text{ V}$, $V_{EE} = -3.2 \text{ V}$, $R_L = 50 \Omega$ to ground

	symbol	pin under test	$T_{amb} (^{\circ}\text{C})$			unit	conditions
			-30	+25	+85		
Propagation delay times	t_{PLH}/t_{PHL}	min	1.0	1.0	1.0	ns	50% to 50%
		typ.		2.0		ns	
		max	3.1	2.9	3.3	ns	
Transition times rise and fall	t_{TLH}/t_{THL}	min.	1.1	1.1	1.1	ns	20% to 80%
		typ		2.0		ns	
		max.	3.6	3.3	3.7	ns	

For switching times test circuit and waveform see Family Specifications

QUADRUPLE NOR GATE

The 10102 is a quadruple 2-input NOR gate

Unused inputs can be left open due to integrated pull-down resistors, which avoids the need for a voltage supply




Fig 1 Logic diagram




Fig 2 Pin designation

$V_{CC1} = V_{CC2} = 0\text{ V (ground)}$,
 $V_{EE} = -5,2\text{ V}$

QUICK REFERENCE DATA

Supply voltage	V_{EE}	-5,2 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ. 2,0 ns
Output voltage		
HIGH state	V_{OH}	nom -880 mV
LOW state	V_{OL}	nom -1720 mV
Power consumption per package (no load)	P_D	typ 100 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINE (see Package Outlines)

10102N: plastic 16-lead dual in-line (SOT-38)

10102P: ceramic 16-lead dual in-line (SOT-74)

D.C. CHARACTERISTICS

VCC = 0 V (ground); VEE = -5.2 V

	symbol	pin under test	T _{amb} (°C)			unit	conditions
			-30	+25	+85		
Supply current	I _{EE} max	8	29	28	29	mA	
Input current LOW	I _{IL} min	4*	0,5	0,5	0,3	μA	see "How to test section"
Input current HIGH	I _{IH} max	4*	425	265	265	μA	

* Individually test each input applying the same above mentioned conditions

Output voltage HIGH	V _{OH}	min. typ max	-1 080 - 980 - 890	- 980 - 880 - 810	- 890 - 800 - 700	mV mV mV	V _{IL} min on inputs for invert outputs V _{IH} max on inputs 12,13 for output 9
Output voltage LOW	V _{OL}	min typ max	-1 890 -1 850 -1 675	-1 850 -1 720 -1 650	-1 825 -1 700 -1 615	mV mV mV	V _{IH} max on inputs for invert outputs V _{IL} min on inputs 12;13 for output 9
Output threshold voltage HIGH	V _{OHC}	min.	-1 080	- 980	- 910	mV	V _{ILC} on one input for invert outputs V _{IHC} on input 12 or 13 for input 9
Output threshold voltage LOW	V _{OLC}	max	-1 655	-1 630	-1 605	mV	one input at V _{ILC} or V _{IHC}

A C CHARACTERISTICS

VCC1 = VCC2 = 2.0 V; VEE = -3.2 V; R_L = 50 Ω to ground

	symbol	pin under test	T _{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	t _{PLH} / t _{PHL}	min. typ. max.	1,0 1,0 3,1	1,0 2,0 2,9	1,0 1,0 3,3	ns ns ns	50% to 50%
transition times rise and fall	t _{TLH} / t _{THL}	min. typ. max.	1,1 1,1 3,6	1,1 2,0 3,3	1,1 1,1 3,7	ns ns ns	20% to 80%

For switching times test circuit and waveform see Family Specifications.

TTL-TO-ECL TRANSLATOR

The 10124 is a quadruple TTL-to-ECL translator with individual and common TTL compatible inputs on each gate. When the common input is in the LOW state, all ECL direct outputs are in a LOW state and inverting outputs in a HIGH state.




Fig 1 Logic diagram




Fig 2 Pin designation

$V_{CC1} = 0\text{ V}$ (ground),
 $V_{CC3} = +5\text{ V}$,
 $V_{EE} = -5.2\text{ V}$

QUICK REFERENCE DATA

Supply voltages	V_{EE}		-5.2 V
	V_{CC}		+5.0 V
	V_{CCmax}		+7.0 V
Operating ambient temperature range	T_{amb}		-30 to +85 °C
Average propagation delay	t_{PLH}	typ	3.5 ns
Output voltage			
HIGH state	V_{OH}	nom	-880 mV
LOW state	V_{OL}	nom	1720 mV
Power consumption per package (no load)	P_D	typ	380 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10124N: plastic 16-lead dual in-line (SOT-38).

10124F: ceramic 16-lead dual in-line (SOT-74).

D.C. CHARACTERISTICS

VCC1 = ground; VCC3 = +5.0 V; VEE = -5.2 V

	symbol	T _{amb} (°C)			unit	conditions
		-30	+25	+85		
Input voltage						
HIGH max	V _{IHmax}	4.0	4.0	4.0	V	
HIGH min	V _{IHmin}	2.0	1.8	1.8	V	
Input voltage						
LOW min	V _{ILmin}	0.4	0.4	0.4	V	
LOW max	V _{ILmax}	1.1	1.1	0.8	V	
Reverse voltage						
V _R	V _R	2.4	2.4	2.4	V	
V _{RH}	V _{RH}	4.0	4.0	4.0	V	
Supply current						
I _{EE} max	I _{EE} max	72	66	72	mA	V _I = V _{RH} (all inputs)
I _{CCH} max	I _{CCH} max	18	18	18	mA	
I _{CCL} max	I _{CCL} max	25	25	25	mA	
Reverse current						
Strobe input	I _{SR}	200	200	200	μA	V _I = V _R (strobe) V _{ILmin} single inputs
single inputs	I _{IR}	50	50	50	μA	V _I = V _{ILmin} (strobe) V _R (P.U.T.)
Forward current						
strobe input	I _{SF}	-12.8	-12.8	-12.8	mA	V _I = V _{ILmin} (strobe) V _R (single inputs)
single inputs	I _{IF}	-3.2	-3.2	-3.2	mA	V _I = V _R (strobe) V _{ILmin} (P.U.T.)
Input breakdown voltage	V _{I(BR)min}	5.5	5.5	5.5	V	I _I strobe = 1 mA V _I = V _{ILmin} while testing single inputs
Input clamping voltage						
I ₅ , I ₇ , I ₁₀ , I ₁₁	V _{I(CL)max}	-1.5	-1.5	-1.5	V	test one input at a time I _I = -10 mA
I ₆	V _{I(CL)max}	-1.5	-1.5	-1.5	V	I _I = -20 mA

	symbol	pin under test	T _{amb} (°C)			unit	conditions
			-30	+25	+85		
Output voltage HIGH	VOH	min	-1 060	- 980	-890	mV	For outputs 1,2,14,15: pins 5,6,7,10,11 at VIHmax For outputs 3,4,12,13: pins 5,6,7,10,11 at VILmin
		typ		- 880		mV	
		max	- 890	- 810	- 700	mV	
Output voltage LOW	VOL	min	-1 890	-1 850	-1 825	mV	For outputs 1,2,14,15: pins 5,6,7,10,11 at VILmin For outputs 1,2,14,15: pins 5,6,7,10,11 at VIHmax
		typ		-1 720		mV	
		max	-1 675	-1 650	-1 615	mV	
Output threshold voltage HIGH	VOHC	min.	-1 080	- 980	- 910	mV	For outputs 1,2,14,15: one input at VIH (1); other inputs at VIH For outputs 3,4,12,13: one input at VILC; other inputs at VIH (1)
Output threshold voltage LOW	VOLC	max.	-1 655	-1 630	-1 595	mV	For outputs 1,2,14,15: one input at VILC (1); other inputs at VIHmax For outputs 3,4,12,13: one input at VIHC; other inputs at VIHmax

VCC must be applied before VEE or simultaneously.

(1) per translator.

A C CHARACTERISTICS

VCC1 = 2.0 V, VCC3 = 7.0 V; VEE = 3.2 V; RL = 50 Ω to ground

	symbol	pin under test	T _{amb} (°C)			unit	conditions
			-30	+25	+85		
Propagation delay times	tPLH/ tPHL	min.	1,0	1,0	1,0	ns	VI (+1.5 V) to VO (50%)
		typ.		3,5		ns	
		max.	6,8	6,0	6,8	ns	
Transition times rise and fall	tTLH/ tTHL	min	1,0	1,1	1,1	ns	20% to 80%
		max.	4,2	3,9	4,3	ns	




Fig. 6 Switching times test circuit

Input pulse: $t_{TLH} = t_{THL} = 5,6 \text{ ns}$ (10 to 90%)




Fig. 8 Switching times waveforms. Input voltage at 50% 1,5 V

ECL-to-TTL TRANSLATOR

The 10125 is a quadruple ECL-to-TTL translator for interfacing data between two different logic systems. It provides also a separate reference voltage (V_{BB}) to be used in case of single ended input biasing. Input and output levels are respectively ECL 10 000 and TTL Schottky. With translated emitter follower inputs and an active current source, it features a common mode rejection peak voltage of ± 1 V.




Fig 1 Logic diagram.




Fig 2 Pin designation

$V_{CC1} = 0$ V (ground),
 $V_{CC3} = +5$ V,
 $V_{EE} = -5,2$ V

QUICK REFERENCE DATA

Supply voltages	V_{EE}	-5,2 V
	V_{CC2}	+5,0 V
	V_{CCmax}	+7,0 V
Operating ambient temperature range	T_{amb}	-30 to +85 °C
Average propagation delay	t_{PLH}	typ 4,5 ns
Output voltage		
HIGH state	V_{OH}	nom. 3,5 V
LOW state	V_{OL}	nom. 0,3 V
Power consumption per package (no load)	P_D	typ. 380 mW

FAMILY DATA see Family Specifications

PACKAGE OUTLINES (see Package Outlines)

10125N: plastic 16-lead dual in-line (SOT-38).

10125F: ceramic 16-lead dual in-line (SOT-74)

D.C. CHARACTERISTICS

$V_{CC1} = 0\text{ V (ground)}$, $V_{EE} = -5.2\text{ V}$, $V_{CC3} = +5\text{ V}$

	symbol	Tamb (°C)			unit	conditions
		-30	+25	+85		
Supply current	I_{CCHmax}	52	52	52	mA	For pins 3,7,11,15 $V_I = V_{BB}$ For pins 2,6,10,14 $V_I = V_{IHmax}$
	I_{CCLmax}	39	39	39	mA	For pins 3,7,11,15 $V_I = V_{BB}$ For pins 2,6,10,14 $V_I = V_{ILmin}$
Supply current	I_{EEmax}	44	40	44	mA	For pins 3,7,11,15 $V_I = V_{BB}$ For pins 2,6,10,14 $V_I = V_{ILmin}$
Input current	I_{IHmax}	180	115	115	μA	$V_{I1} = V_{IHmax}$ $V_{I2} = V_{IHA}$ (Fig. 4)
	I_{CBOmax}	1.5	1.0	1.0	μA	$V_{I1} = V_{EE}$ $V_{I2} = V_{EE}$ (Fig. 4)
Short-circuit output current	$I_{OS\ min}$	40	40	40	mA	For pins 3,7,11,15 $V_I = V_{BB}$
	$I_{OS\ max}$	100	100	100	mA	For pins 2,6,10,14 $V_I = V_{ILmin}$ Connect outputs to ground, one at a time
Output voltage HIGH min	V_{OHmin}	2.5	2.5	2.5	V	Pins 2,6,10,14 $V_I = V_{ILmin}$ (1) Pins 3,7,11,15 $V_I = V_{IHmax}$
LOW max	V_{OLmax}	0.5	0.5	0.5	V	Pins 2,6,10,14 $V_I = V_{IHmax}$ (2) Pins 3,7,11,15 $V_I = V_{ILmin}$
Threshold voltage HIGH	V_{OHC}	2.5	2.5	2.5	V	Pins 2,6,10,14 $V_I = V_{ILmax}$ (one input at a time) (1) Pins 3,7,11,15 $V_I = V_{BB}$
Threshold voltage LOW	V_{OLC}	0.5	0.5	0.5	V	Pins 2, 6, 10, 14 $V_I = V_{IHmin}$ (2) (one input at a time) Pins 3, 7, 11, 15 $V_I = V_{BB}$
Indeterminate input protection	$V_{OLSI\ max}$	0.5	0.5	0.5	V	All inputs at V_{EE} Test one gate at a time (2)
	$V_{OLSI\ 2\ max}$	0.5	0.5	0.5	V	All inputs open (2)


	symbol	T _{amb} (°C)			unit	conditions
		-30	+25	+85		
Reference voltage	V _{BB} min	-1 280	-1 230	-1 150	mV	See general specification "How we test"
	V _{BB} max	-1 420	-1 350	-1 295	mV	
Common mode rejection tests	V _{OL} min	2,5	2,5	2,5	V	V _I = V _{IHH} or V _{IHL} to one input of each gate under test (1) and V _I = V _{ILH} or V _{ILL} respectively to the other input of each gate (2)
	V _{OL} max	0,5	0,5	0,5	V	

- (1) Output current is -2.0 mA
(2) Output current is +20.0 mA

A.C CHARACTERISTICS

V_{CC1} = 0 (ground); V_{EE} = -5.2 V; V_{CC3} = 5.0 V

	symbol	pin under test	T _{amb} (°C)			unit	remarks
			-30	+25	+85		
Propagation delay times	t _{PLH} /t _{PHL}	min	1,0	1,0	1,0	ns	V _I 50% to V _O = 1.5 V for single-ended input testing, one input from each gate must be tied to V _{BB} (pin 1)
		typ.		4,5		ns	
		max.	6,0	6,0	6,0	ns	
Transition times rise and fall	t _{TLH} /t _{THL}	max.	3,3	3,3	3,3	ns	{+1 V to +2 V}



$C_1 = G_1$
 $Q_2 = G_2$
 $Q_3 = G_3$
 $Q_4 = G_4$

Positive logic
 H = HIGH state (the more positive voltage) = 1
 L = LOW state (the less positive voltage) = 0

Fig 3 Logic function

TEST PARAMETERS

To meet V_{OH} and V_{OL} specifications $V_1 = V_{IH}$ or V_{IL} to one input of each gate under test and V_{ILH} or V_{ILL} respectively to the other input of each gate

symbol	$T_{amb} (^{\circ}C)$			unit	conditions
	-30	+25	+85		
V_{IH}	+ 110	+ 180	+ 300	mV	shifted +1 V
V_{IHmax}	- 890	- 810	- 700	mV	
V_{IHL}	- 1 890	- 1 810	- 1 700	mV	shifted -1 V
V_{IHmin}	- 1 205	- 1 105	- 1 035	mV	
V_{ILmax}	- 1 500	- 1 475	- 1 440	mV	
V_{ILH}	- 890	- 850	- 825	mV	shifted +1 V
V_{ILmin}	- 1 890	- 1 850	- 1 825	mV	
V_{ILL}	- 2 990	- 2 850	- 2 825	mV	shifted -1 V

V_{IH} = V_{IHmax} shifted positive one volt for CMR tests (*)
 V_{IHL} = V_{IHmax} shifted negative one volt for CMR tests (*)
 V_{ILH} = V_{ILmin} shifted positive one volt for CMR tests (*)
 V_{ILL} = V_{ILmin} shifted negative one volt for CMR tests (*)

(*) CMR = Common Mode Rejection




Fig. 4 Input current test circuit
for I_{IH} $V_{11} = V_{12} = V_{IH \text{ max}}$
for I_{CBI} $V_{11} = V_{12} = V_{EE}$





Fig. 5 Switching times test circuit
(1) Including jig and stray capacitance
Input pulse: $t_{THL} = t_{TLH} = 2 \text{ ns}$ (20 to 80%)
One input from each gate must be tied to V_{EE} (pin 1) during testing

54/7400
54H/74H00
54S/74S00
54LS/74LS00
 QUAD 2-INPUT NAND GATE


CONNECTION DIAGRAMS
PINOUT A



ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0 \text{ V} \pm 5\%$ $T_A = 0^\circ \text{C to } +70^\circ \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%$ $T_A = -55^\circ \text{C to } +125^\circ \text{C}$	
Plastic DIP (P)	A	7400PC, 74H00PC 74LS00PC, 74S00PC		9A
Ceramic DIP (D)	A	7400DC, 74H00DC 74LS00DC, 74S00DC	5400DM, 54H00DM 54LS00DM, 54S00DM	6A
Flatpak (F)	A	74LS00FC, 74S00FC	54LS00FM, 54S00FM	3I
	B	7400FC, 74H00FC	5400FM, 54H00FM	

PINOUT B



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74 (U.L.) HIGH/LOW	54/74H (U.L.) HIGH/LOW	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
Inputs	10/10	1.25/1.25	1.25/1.25	0.5/0.25
Outputs	20/10	12.5/12.5	25/12.5	10/50 (2.5)


DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	54/74		54/74H		54/74S		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Max	Min	Max		
I_{CCH}	Power Supply	8.0		16		16		16		mA	$V_{IN} = \text{Gnd}$ $V_{CC} = \text{Max}$
I_{CCL}	Current	22		40		36		44			$V_{IN} = \text{Open}$
t_{PLH}	Propagation Delay	22		10		2.0	4.5	10		ns	Figs. 3-1, 3-4
t_{PHL}		15		10		2.0	5.0	10			

*DC limits apply over operating temperature range, AC limits apply at $T_A = 25^\circ \text{C}$ and $V_{CC} = +5.0 \text{ V}$.

54/7402
54S/74S02
54LS/74LS02
 QUAD 2-INPUT NOR GATE


CONNECTION DIAGRAMS
PINOUT A



ORDERING CODE See Section 8

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0 \text{ V} \pm 5\%$ $T_A = 0^\circ \text{C to } +70^\circ \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%$ $T_A = -55^\circ \text{C to } +125^\circ \text{C}$	
Plastic DIP (P)	A	7402PC, 74LS02PC 74S02PC		9A
Ceramic DIP (D)	A	7402DC, 74LS02DC 74S02DC	5402DM, 54LS02DM 54S02DM	6A
Flatpak (F)	A	74LS02FC, 74S02FC	54LS02FM, 54S02FM	3I
	B	7402FC	5402FM	

PINOUT B



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74 (U.L.) HIGH/LOW	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
Inputs	1.0/1.0	1.25/1.25	0.5/0.25
Outputs	20/10	25/12.5	10/5.0 (2.5)

DC AND AC CHARACTERISTICS: See Section 3

SYMBOL	PARAMETER	54/74		54/74S		54/74LS		UNITS	CONDITIONS	
		Min	Max	Min	Max	Min	Max			
I_{CC}	Power Supply Current	18	27	20	45	10	54	mA	$V_{IN} = \text{Gnd}$	$V_{CC} = \text{Max}$
I_{CCL}									$V_{IN} = \text{Open}$	
t_{PLH}	Propagation Delay	15	20	55	10	10		ns	Figs. 3-1, 3-4	
t_{PHL}		15	20	55	10	10				

*DC limits apply over operating temperature range. AC limits apply at $T_A = +25^\circ \text{C}$ and $V_{CC} = +5.0 \text{ V}$

54/7404
54H/74H04
54S/74S04
54S/74S04A
54LS/74LS04
HEX INVERTER


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		VCC = 15.0 V ±5%, TA = 0°C to +70°C	VCC = +5.0 V ±10%, TA = -55°C to +125°C	
Plastic DIP (P)	A	7404PC, 74H04PC 74S04PC, 74S04APC 74LS04PC		9A
Ceramic DIP (D)	A	7404DC, 74H04DC 74S04DC, 74S04ADC 74LS04DC	5404DM, 54H04DM 54S04DM, 54S04ADM 54LS04DM	6A
Flatpak (F)	A	74S04FC, 74H04AFC 74LS04FC	54S04FM, 54S04AFM 54LS04FM	3I
	B	7404FC, 74H04FC	5404FM, 54H04FM	


INPUT-LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74 (U.L.) HIGH/LOW	54/74H (U.L.) HIGH/LOW	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
Inputs	10/10	12.5/12.5	1.25/1.25	0.5/0.25
Outputs	20/10	12.5/12.5	25/12.5	10/5.0 2.5

CONNECTION DIAGRAMS
PINOUT A



PINOUT B



DC AND AC CHARACTERISTICS: See Section 3*

SYMBOL	PARAMETER	54/74		54/74H		54/74S		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Max	Min	Max		
ICCH	Power Supply	12	25	24	24	24	24	24	24	mA	VIN = Gnd, VCC = Max
ICCL	Current	33	58	54	54	54	54	54	54	mA	VIN = Open
tPLH	Propagation Delay	22	10	20	45	10	10	10	10	ns	Fig. 3-1, 3-4
tPHL	Propagation Delay	15	10	20	50	10	10	10	10	ns	Fig. 3-1, 3-4
tPLH	Propagation Delay					1.0	35			ns	Fig. 3-1, 3-4
tPHL	(54/74S04A only)					10	40			ns	

*DC limits apply over operating temperature range. AC limits apply at TA = +25°C and VCC = +5.0 V.

54/7408
54H/74H08
54S/74S08
54LS/74LS08
 QUAD 2-INPUT AND GATE

ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	
Plastic DIP (P)	A	7408PC, 74H08PC 74S08PC, 74LS08PC		9A
Ceramic DIP (D)	A	7408DC, 74H08DC 74S08DC, 74LS08DC	5408DM, 54H08DM 54S08DM, 54LS08DM	6A
Flatpak (F)	A	7408FC, 74S08FC 74LS08FC	5408FM, 54S08FM 54LS08FM	3I
	B	74H08FC	54H08FM	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PINS	54/74 (U.L.) HIGH/LOW	54/74H (U.L.) HIGH/LOW	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
Inputs	10/10	125/125	125/125	05/025
Outputs	20/10	125/125	25/125	10/50 125

DC AND AC CHARACTERISTICS: See Section 3*


SYMBOL	PARAMETER	54/74		54/74H		54/74S		54/74LS		UNITS	CONDITIONS	
		Min	Max	Min	Max	Min	Max	Min	Max		V _{IN} = Open	V _{CC} = Max
I _{CC} H	Power Supply	21		40		32		48		mA	V _{IN} = Open	V _{CC} = Max
I _{CC} L	Current	33		64		57		88			V _{IN} = Gnd	
t _{PLH} t _{PHL}	Propagation Delay	27 19		12 12		25 70 25 75		13 11		ns	Fig 3-1, 3-5	

*DC limits apply over operating temperature range. AC limits apply at T_A = +25°C and V_{CC} = +5.0 V

CONNECTION DIAGRAMS
PINOUT A



PINOUT B



54/7432 ✓
54S/74S32
54LS/74LS32
QUAD 2-INPUT OR GATE

ORDERING CODE See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	
Plastic DIP (P)	A	7432PC, 74S32PC 74LS32PC		9A
Ceramic DIP (D)	A	7432DC, 74S32DC 74LS32DC	5432DM, 54S32DM 54LS32DM	6A
Flatpak (F)	A	7432FC, 74S32FC 74LS32FC	5432FM, 54S32FM 54LS32FM	3I

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PINS	54/74 (U.L.) HIGH/LOW	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
Inputs	10/10	125/125	05/025
Outputs	20/10	25/125	10/50 (25)

DC AND AC CHARACTERISTICS: See Section 3 for U.L. definitions

SYMBOL	PARAMETER	54/74	54/74S	54/74LS	UNITS	CONDITIONS
		Min. Max	Min. Max	Min. Max		
I _{CC} H	Power Supply Current	22	32	62	mA	V _{IN} = Open, V _{CC} = Max
I _{CC} L		38	68	98		V _{IN} = Gnd
t _{PLH} t _{PHL}	Propagation Delay	15 22	20 70 20 70	15 15	ns	Figs. 3-1, 3-5

*DC limits apply over operating temperature range. AC limits apply at T_A = +25°C and V_{CC} = +5.0 V

CONNECTION DIAGRAM
PINOUT-A



LOADING SPECIFICATIONS AND WAVEFORMS

UNIT LOADS (U L) Cont'd

To extend the example, this amount of loading can be driven by any one of the hex inverters in the Commercial grade, not all outputs have the same capabilities greater than 40/3.75. In the Military grade, however, the hex inverter has a rated output LSW drive factor of only 2.5 and thus could not be guaranteed to drive 3.75 unit loads. The hex inverter is not selected for operation over the Military temperature range.

capable of supplying the current or of establishing a VOM supply and thus, the abbreviation DC is substituted. It is assumed that the resistor value that will establish the desired VOM while supplying the package current will be subject of output in the case of wired circuit Family DC characteristics table or on the data sheet.

ABSOLUTE MAXIMUM RATINGS (1/2 in. which useful life may be impaired)

Storage Temperature	-65°C to +150°C
Ambient Temperature (T _a)	55°C to +125°C
Junction Temperature (Under Bias)	-55°C to +175°C
Supply Pin Potential to Ground Pin	-0.5 V to +7.0 V
Input Voltage ²	
Emitter Inputs	0.5 V to +5.5 V
LS-TTL ³ Diode and npn	0.5 V to +15 V
Input Current ^{2,4}	-30 mA to +5.0 mA
Voltage Applied to Outputs in High State	
Open Collector	0.5 V to +7.0 V
Standard TTL, H-TTL, STTL, LP-TTL	0.5 V to V _{CC} Value
Standard LS-TTL ³ (with recommended operating V _{CC})	0.5 V to +10 V
3-State LS-TTL (with V _{CC} = 0 V)	0.5 V to +5.5 V
Current Applied to Outputs in High State (Max.)	twice the rated I _{OL}

RECOMMENDED OPERATING CONDITIONS¹

	Min	Max
Free Air Ambient Temperature		
Military (XM)	-55°C	+125°C
Commercial (XC)	0°C	+70°C
Supply Voltage		
Military (XM)	+4.5 V	+5.5 V
Commercial (XC)	+4.75 V	+5.25 V

NOTES

- 1 Unless otherwise restricted or extended by data specifications
- 2 Either input voltage limit or input current limit is sufficient to protect inputs
- 3 Refer to input breakdown test in [Table 1](#), [Table 2](#), [Table 3](#), [Table 4](#), [Table 5](#), [Table 6](#), [Table 7](#), [Table 8](#), [Table 9](#), [Table 10](#), [Table 11](#), [Table 12](#), [Table 13](#), [Table 14](#), [Table 15](#), [Table 16](#), [Table 17](#), [Table 18](#), [Table 19](#), [Table 20](#), [Table 21](#), [Table 22](#), [Table 23](#), [Table 24](#), [Table 25](#), [Table 26](#), [Table 27](#), [Table 28](#), [Table 29](#), [Table 30](#), [Table 31](#), [Table 32](#), [Table 33](#), [Table 34](#), [Table 35](#), [Table 36](#), [Table 37](#), [Table 38](#), [Table 39](#), [Table 40](#), [Table 41](#), [Table 42](#), [Table 43](#), [Table 44](#), [Table 45](#), [Table 46](#), [Table 47](#), [Table 48](#), [Table 49](#), [Table 50](#), [Table 51](#), [Table 52](#), [Table 53](#), [Table 54](#), [Table 55](#), [Table 56](#), [Table 57](#), [Table 58](#), [Table 59](#), [Table 60](#), [Table 61](#), [Table 62](#), [Table 63](#), [Table 64](#), [Table 65](#), [Table 66](#), [Table 67](#), [Table 68](#), [Table 69](#), [Table 70](#), [Table 71](#), [Table 72](#), [Table 73](#), [Table 74](#), [Table 75](#), [Table 76](#), [Table 77](#), [Table 78](#), [Table 79](#), [Table 80](#), [Table 81](#), [Table 82](#), [Table 83](#), [Table 84](#), [Table 85](#), [Table 86](#), [Table 87](#), [Table 88](#), [Table 89](#), [Table 90](#), [Table 91](#), [Table 92](#), [Table 93](#), [Table 94](#), [Table 95](#), [Table 96](#), [Table 97](#), [Table 98](#), [Table 99](#), [Table 100](#), [Table 101](#), [Table 102](#), [Table 103](#), [Table 104](#), [Table 105](#), [Table 106](#), [Table 107](#), [Table 108](#), [Table 109](#), [Table 110](#), [Table 111](#), [Table 112](#), [Table 113](#), [Table 114](#), [Table 115](#), [Table 116](#), [Table 117](#), [Table 118](#), [Table 119](#), [Table 120](#), [Table 121](#), [Table 122](#), [Table 123](#), [Table 124](#), [Table 125](#), [Table 126](#), [Table 127](#), [Table 128](#), [Table 129](#), [Table 130](#), [Table 131](#), [Table 132](#), [Table 133](#), [Table 134](#), [Table 135](#), [Table 136](#), [Table 137](#), [Table 138](#), [Table 139](#), [Table 140](#), [Table 141](#), [Table 142](#), [Table 143](#), [Table 144](#), [Table 145](#), [Table 146](#), [Table 147](#), [Table 148](#), [Table 149](#), [Table 150](#), [Table 151](#), [Table 152](#), [Table 153](#), [Table 154](#), [Table 155](#), [Table 156](#), [Table 157](#), [Table 158](#), [Table 159](#), [Table 160](#), [Table 161](#), [Table 162](#), [Table 163](#), [Table 164](#), [Table 165](#), [Table 166](#), [Table 167](#), [Table 168](#), [Table 169](#), [Table 170](#), [Table 171](#), [Table 172](#), [Table 173](#), [Table 174](#), [Table 175](#), [Table 176](#), [Table 177](#), [Table 178](#), [Table 179](#), [Table 180](#), [Table 181](#), [Table 182](#), [Table 183](#), [Table 184](#), [Table 185](#), [Table 186](#), [Table 187](#), [Table 188](#), [Table 189](#), [Table 190](#), [Table 191](#), [Table 192](#), [Table 193](#), [Table 194](#), [Table 195](#), [Table 196](#), [Table 197](#), [Table 198](#), [Table 199](#), [Table 200](#), [Table 201](#), [Table 202](#), [Table 203](#), [Table 204](#), [Table 205](#), [Table 206](#), [Table 207](#), [Table 208](#), [Table 209](#), [Table 210](#), [Table 211](#), [Table 212](#), [Table 213](#), [Table 214](#), [Table 215](#), [Table 216](#), [Table 217](#), [Table 218](#), [Table 219](#), [Table 220](#), [Table 221](#), [Table 222](#), [Table 223](#), [Table 224](#), [Table 225](#), [Table 226](#), [Table 227](#), [Table 228](#), [Table 229](#), [Table 230](#), [Table 231](#), [Table 232](#), [Table 233](#), [Table 234](#), [Table 235](#), [Table 236](#), [Table 237](#), [Table 238](#), [Table 239](#), [Table 240](#), [Table 241](#), [Table 242](#), [Table 243](#), [Table 244](#), [Table 245](#), [Table 246](#), [Table 247](#), [Table 248](#), [Table 249](#), [Table 250](#), [Table 251](#), [Table 252](#), [Table 253](#), [Table 254](#), [Table 255](#), [Table 256](#), [Table 257](#), [Table 258](#), [Table 259](#), [Table 260](#), [Table 261](#), [Table 262](#), [Table 263](#), [Table 264](#), [Table 265](#), [Table 266](#), [Table 267](#), [Table 268](#), [Table 269](#), [Table 270](#), [Table 271](#), [Table 272](#), [Table 273](#), [Table 274](#), [Table 275](#), [Table 276](#), [Table 277](#), [Table 278](#), [Table 279](#), [Table 280](#), [Table 281](#), [Table 282](#), [Table 283](#), [Table 284](#), [Table 285](#), [Table 286](#), [Table 287](#), [Table 288](#), [Table 289](#), [Table 290](#), [Table 291](#), [Table 292](#), [Table 293](#), [Table 294](#), [Table 295](#), [Table 296](#), [Table 297](#), [Table 298](#), [Table 299](#), [Table 300](#), [Table 301](#), [Table 302](#), [Table 303](#), [Table 304](#), [Table 305](#), [Table 306](#), [Table 307](#), [Table 308](#), [Table 309](#), [Table 310](#), [Table 311](#), [Table 312](#), [Table 313](#), [Table 314](#), [Table 315](#), [Table 316](#), [Table 317](#), [Table 318](#), [Table 319](#), [Table 320](#), [Table 321](#), [Table 322](#), [Table 323](#), [Table 324](#), [Table 325](#), [Table 326](#), [Table 327](#), [Table 328](#), [Table 329](#), [Table 330](#), [Table 331](#), [Table 332](#), [Table 333](#), [Table 334](#), [Table 335](#), [Table 336](#), [Table 337](#), [Table 338](#), [Table 339](#), [Table 340](#), [Table 341](#), [Table 342](#), [Table 343](#), [Table 344](#), [Table 345](#), [Table 346](#),

DC CHARACTERISTICS TABLES

Most of the circuits described in this data book were designed within the general framework of one of the distinctive families of TTL circuits i.e. RTL, H-TTL, S-TTL, LP-TTL or LS-TTL. Many dc specifications are common to almost all circuits of a particular family, e.g. V_{IH} , V_{IL} , V_{OH} , V_{OL} , etc. and to avoid needless repetition these common parameters do not appear in the individual data sheets. On the following pages are tables of dc characteristics containing the parameter limits and conditions common to the various families of TTL circuits. These are intended to augment the distinctive parameters such as ac characteristics, input loading, fan-out and power supply current listed on the individual data sheets. In some cases a particular circuit will depart from its family characteristics in one or more parameters and in these cases the limits or conditions shown on the individual data sheets take precedence over the values listed in the family characteristics table.

54XX, 74XX, 93XX & 96XX FAMILY DC CHARACTERISTICS¹

SYMBOL ²	PARAMETER		LIMITS ³		UNITS	V _{CC} ⁵	CONDITIONS ³
			Min	Typ ⁴ Max			
V _{IH}	Input HIGH Voltage		2.0		V		Recognized as a HIGH Signal Over Recommended V _{CC} and T _A Range
V _{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal Over Recommended V _{CC} and T _A Range
V _{CD}	Input Clamp Diode Voltage		-1.5		V	Min	I _{IN} = -12 mA
V _{OH}	Output HIGH Voltage		2.4	3.4	V	Min	I _{OH} = 40 μA Multiplied by Output HIGH U.L. Shown on Data Sheet
V _{OL}	Output LOW Voltage		0.2	0.4	V	Min	I _{OL} = 1.6 mA Multiplied by Output LOW U.L. Shown on Data Sheet
I _{IH}	Input HIGH Current	1.0 U.L.	40		μA	Max	I _{IH} = 40 μA Multiplied by Input HIGH U.L. Shown on Data Sheet, V _{IN} = 2.4 V
		2.0 U.L.	80				
		n U.L.	n(40)				
	Input HIGH Current Breakdown Test All Inputs		1.0		mA	Max	V _{IN} = 5.5 V
I _{IL}	Input LOW Current	1.0 U.L.	-1.6		mA	Max	I _{IL} = 1.6 mA Multiplied by Input LOW U.L. Shown on Data Sheet, V _{IN} = 0.4 V
		2.0 U.L.	-3.2				
		n U.L.	n(-1.6)				
I _{OH}	Output HIGH Current Open-Collector		250		μA	Min	V _{OH} = 5.5 V
I _{OZH}	3-State Output OFF Current HIGH		40		μA	Max	V _{OUT} = 2.4 V
I _{OZL}	3-State Output OFF Current LOW		-40		μA	Max	V _{OUT} = 0.4 V
I _{OS} ⁶	Output Short Circuit Current	Stall	54XX	20	mA	Max	V _{OUT} = 0 V
			74XX	-18			
		Buffers	54XX	-20			
			74XX	18			
		93XX	20				

Notes on following pages

LOADING, SPECIFICATIONS AND WAVEFORMS

93L FAMILY DC CHARACTERISTICS ¹							
SYMBOL ²	PARAMETER		LIMITS ³		UNITS	V _{CC} ⁵	CONDITIONS ³
			Min	Typ ⁴ Max			
V _{IH}	Input HIGH Voltage		2.0		V		Recognized as a HIGH Signal Over Recommended V _{CC} and T _A Range
V _{IL}	Input LOW Voltage	Mil Com	0.7 0.8		V		Recognized as a LOW Signal Over Recommended V _{CC} and T _A Range
V _{CL}	Input Clamp Diode Voltage		-1.5		V	Min	I _{IN} = -10 mA
V _{OH}	Output HIGH Voltage		2.4	3.0	V	Min	I _{OH} = -400 μA
V _{OL}	Output LOW Voltage	Mil & Com	0.3		V	Min	I _{OL} = 4.8 mA
		Com	0.4		V	Min	I _{OL} = 8.0 mA
I _{IH}	Input HIGH Current	0.5 U _L	20		μA	Max	I _{IH} = 40 μA Multiplied by Input HIGH U _L Shown on Data Sheet, V _{IN} = 2.4 V
		1.0 U _L	40				
		n U _L	n(40)				
	Input HIGH Current, Breakdown Test, All Inputs		1.0		mA	Max	V _{IN} = 5.5 V
I _{IL}	Input LOW Current	0.25 U _L	-0.4		mA	Max	I _{IL} = -1.6 mA Multiplied by Input LOW U _L Shown on Data Sheet, V _{IN} = 0.3 V
		0.5 U _L	-0.8				
		n U _L	n(-1.6)				
I _{OS} ⁶	Output Short Circuit Current		-2.5	-2.5	mA	Max	V _{OUT} = 0 V

¹ Unless otherwise noted, conditions and limits apply throughout the temperature range for which the particular device type is rated. The ground pin is the reference level for all applied and resultant voltages.

² For definitions of symbols and terminology please see Section 2.

³ Unless otherwise stated on individual data sheets.

⁴ Typical characteristics refer to T_A = +25°C and V_{CC} = +5.0 V.

⁵ Min and Max refer to the values listed in the table of recommended operating conditions.

⁶ For testing I_{os} the use of high speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a HIGH output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{os} tests should be performed last.

LOADING, SPECIFICATIONS AND WAVEFORMS

AC LOADING AND WAVEFORMS

Figure 3-1 shows the ac test load configuration used for circuits of the 54/74, 54/74H and 54/74S families having totem-pole outputs. The diodes and resistor are not used for testing circuits of the 54/74LS, 9XXX, 93XX, 93H, 93S, 93L, 96XX or 96LS families. Figure 3-2 shows the test load configuration for open-collector outputs. For SSI gates, R_L and C_L values are listed in the table below. For flip-flops and MSI, R_L and C_L values are listed in the column headings of the ac tables on the data sheets. Figure 3-3 shows the test circuit for measuring Enable and Disable times of 3-state outputs. R_L and C_L values are given in the column headings of the ac table in the data sheet except in certain tests they are superseded by R_L or C_L values listed in the Test Conditions column of the same table.

A pulse generator signal swing of 0 V to +3.0 V, terminated at the test socket, is recommended for ac testing. A 1.0 MHz square wave is recommended for most propagation delay tests, with rise and fall times of 2.5 ns for S-TTL, 10 ns for LP-TTL and 6.0 ns for circuits of other families. The generator PRR must necessarily be increased for testing t_{max} and decreased for testing one-shot pulse widths. Two pulse generators are usually required for testing such parameters as set-up time, hold time, recovery time, etc.

AC LOADS FOR SSI GATES

SSI DEVICES	AC TEST	54/74		54H/74H		54S/74S		54LS/74LS	
		C_L	R_L	C_L	R_L	C_L	R_L	C_L	R_L
'01, '03, '05	t_{PLH}	15 pF	4 k Ω	25 pF	280 Ω	15 pF	280 Ω	15 pF	2 k Ω
'12, '22	t_{PHL}	15 pF	400 Ω	25 pF	280 Ω	15 pF	280 Ω	15 pF	2 k Ω
'06, '15, '55	t_{PLH}/t_{PHL}	15 pF	400 Ω			15 pF	280 Ω	15 pF	2 k Ω
'06, '07, '16, '17	t_{PLH}/t_{PHL}	15 pF	110 Ω						
'26	t_{PLH}/t_{PHL}	15 pF	1 k Ω					15 pF	2 k Ω
'28, '33, '37, '38	t_{PLH}/t_{PHL}	45 pF	133 Ω					50 pF	667 Ω
'40, '140	t_{PLH}/t_{PHL}	15 pF	133 Ω	25 pF	93 Ω	50 pF	93 Ω	50 pF	667 Ω
'125, '126, '365	t_{PLH} HL, ZL, ZH	50 pF	400 Ω					50 pF	667 Ω
'366, '367, '368	t_{PHZ} LZ	5 pF	400 Ω					5 pF	667 Ω
'134	t_{PLH}/t_{PHL} t_{PZH}/t_{PZL} t_{PHZ}/t_{PLZ}					15 pF 50 pF 50 pF	280 Ω 280 Ω 280 Ω		
All Standard Gates with Totem Pole Outputs	t_{PLH}/t_{PHL}	15 pF	400 Ω	25 pF	280 Ω	15 pF	280 Ω	15 pF	—

54/7474
54H/74H74
54S/74S74
54LS/74LS74
 DUAL D-TYPE POSITIVE EDGE-
 TRIGGERED FLIP-FLOP

DESCRIPTION — The '74 devices are dual D-type flip-flops with Direct Clear and Set inputs and complementary (Q, $\bar{Q}$) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

TRUTH TABLE
 (Each Half)

INPUT	OUTPUTS	
$\bar{C}_D$	$\bar{C}_Q$	$\bar{Q}$
D	Q	$\bar{Q}$
L	L	H
H	H	L

Asynchronous Inputs.


LOW input to $\bar{S}_D$ sets Q to HIGH level
 LOW input to $\bar{C}_Q$ sets Q to LOW level
 Clear and Set are independent of clock
 Simultaneous LOW on $\bar{C}_Q$ and $\bar{S}_D$
 makes both Q and $\bar{Q}$ HIGH

H = HIGH Voltage Level
 L = LOW Voltage Level
 t_{b} = BH time before clock pulse
 t_{a} = BH time after clock pulse


ORDERING CODE: See Section 9

PKGS	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		VCC = +5.0V ±5%, TA = 0°C to +70°C	VCC = +5.0V ±10%, TA = -55°C to +125°C	
Plastic DIP (P)	A	7474PC, 74H74PC 74S74PC, 74LS74PC		9A
Ceramic DIP (D)	A	7474DC, 74H74DC 74S74DC, 74LS74DC	5474DM, 54H74DM 54S74DM, 54LS74DM	8A
Flatpak (F)	A	74S74FC, 74LS74FC	54S74FM, 54LS74FM	31
	B	7474FC, 74H74FC	5474FM, 54H74FM	


CONNECTION DIAGRAMS
PINOUT A



PINOUT B



LOGIC SYMBOL




VCC = Pin 14
 GND = Pin 7, 10

INPUT LOADING/FAN-OUT See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74H (U.L.) HIGH/LOW	54/74B (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
D ₁ , D ₂	Data Inputs	1 0/1 0	1 25/1 25	1 25/1 25	0 5/0 25
CP ₁ , CP ₂	Clock Pulse Inputs (Active Rising Edge)	2 0/2 0	2 5/2 5	2 5/2 5	1 0/0 5
$\bar{C}D_1$, $\bar{C}D_2$	Direct Clear Inputs (Active LOW)	1 0/1 0	3 75/2 5	1 75/1 75	1 5/0 75
$\bar{S}_1$, $\bar{S}_2$	Direct Set Inputs (Active LOW)	2 0/1 0	2 5/1 25	2 5/2 5	1 0/0 5
Q ₁ , $\bar{Q}_1$, Q ₂ , $\bar{Q}_2$	Outputs	20/16	12 5/12 5	25/12 5	10/5 0 2 5

LOGIC DIAGRAM (one half shown)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54/74	54/74H	54/74B	54/74LS	UNITS	CONDITIONS
			Min	Max	Min	Max		
I _{CC}	Power Supply Current	X _M	30	42	50	80	mA	V _{CC} = Max. V _{CP} = 0 V
		X _C	30	50	50	80		

AC CHARACTERISTICS, V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74		54/74H		54/74B		54/74LS		UNITS	CONDITIONS
		$C_L = 15 \text{ pF}$ $R_L = 400 \Omega$		$C_L = 25 \text{ pF}$ $R_L = 280 \Omega$		$C_L = 15 \text{ pF}$ $R_L = 280 \Omega$		$C_L = 15 \text{ pF}$			
		Min	Max	Min	Max	Min	Max	Min	Max		
f_{max}	Maximum Clock Frequency	15		35		75		30		MHz	Figs 3-1, 3-8
t_{PLH} t_{PHL}	Propagation Delay CP_n to Q_n or $\bar{Q}_n$	25 40		15 20		9 0 11		25 35		ns	Figs. 3-1, 3-8
t_{PLH} t_{PHL}	Propagation Delay $\bar{C}D_n$ or $\bar{S}D_n$ to Q_n or $\bar{Q}_n$	25 40		20 30		8 0 13 5		15 35		ns	$V_{CP} \geq 2.0 \text{ V}$ Figs 3-1, 3-10
t_{PLH} t_{PHL}	Propagation Delay $\bar{C}D_n$ or $\bar{S}D_n$ to Q_n or $\bar{Q}_n$	25 40		20 30		6 0 8 0		15 24		ns	$V_{CP} \leq 0.8 \text{ V}$ Figs 3-1, 3-10

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^\circ\text{C}$

SYMBOL	PARAMETER	54/74		54/74H		54/74S		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Max	Min	Max		
t_s (H)	Setup Time HIGH D_n to CP_n	20		10		30		10		ns	Fig 3-6
t_h (H)	Hold Time HIGH D_n to CP_n	50		0		0		50		ns	
t_s (L)	Setup Time LOW D_n to CP_n	20		15		30		20		ns	Fig 3-6
t_h (L)	Hold Time LOW D_n to CP_n	50		0		0		50		ns	
t_w (H) t_w (L)	CP_n Pulse Width	30 37		15 13.5		60 73		18 15.5		ns	Fig 3-8
t_w (L)	$\overline{C}_{on}$ or $\overline{S}_{on}$ Pulse Width LOW	30		25		70		15		ns	Fig 3-10

54S/74S113 **54LS/74LS113**

DUAL JK EDGE-TRIGGERED FLIP-FLOP

DESCRIPTION The 113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flip-flop will perform according to the Truth Table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

TRUTH TABLE

INPUTS		OUTPUT
@ t_n	@ $t_n + 1$	
J	K	Q
L	L	Q_n
L	H	L
H	L	H
H	H	$\bar{Q}_n$

Asynchronous Input

LOW input to $\bar{S}_D$ sets Q to HIGH level.
Set is independent of clock.

t_n = Bit time before clock pulse
 t_{n+1} = Bit time after clock pulse
H = HIGH Voltage Level
L = LOW Voltage Level


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0 \text{ V} \pm 5\%$ $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%$ $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74S113PC, 74LS113PC		9A
Ceramic DIP (D)	A	74S113DC, 74LS113DC	54S113DM, 54LS113DM	6A
Flatpak (F)	A	74S113FC, 74LS113FC	54S113FM, 54LS113FM	3I


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
J_1, J_2, K_1, K_2	Data Inputs	1.25/1.0	0.5/0.25
CP_1, CP_2	Clock Pulse Inputs (Active Falling Edge)	2.5/2.5	2.0/0.5
$\bar{S}_{D1}, \bar{S}_{D2}$	Direct Set Inputs (Active LOW)	2.5/4.375	1.5/0.6
$Q_1, Q_2, \bar{Q}_1, \bar{Q}_2$	Outputs	25/12.5	10/5.0 (2.5)

CONNECTION DIAGRAM **PINOUT A**




LOGIC SYMBOL



$V_{CC} = \text{Pin 14}$
 $GND = \text{Pin 7}$



LOGIC DIAGRAM (one half shown)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74S		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max		
I_{CC}	Power Supply Current		50		80	mA	$V_{CC} = \text{Max}, V_{CP} = 0 \text{ V}$

AC CHARACTERISTICS $V_{CC} = +5.0 \text{ V}, T_A = +25^\circ\text{C}$ (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74S		54/74LS		UNITS	CONDITIONS
		$C_L = 15 \text{ pF}$ $R_L = 280 \Omega$		$C_L = 15 \text{ pF}$.			
		Min	Max	Min	Max		
f_{max}	Maximum Clock Frequency	80		30		MHz	Figs 3-1, 3-9
t_{PLH} t_{PHL}	Propagation Delay $\overline{CP}$ to Q or $\overline{Q}$	70 70		18 24		ns	Figs 3-1, 3-9
t_{PLH} t_{PHL}	Propagation Delay $\overline{C_0}$ or $\overline{S_0}$ to Q or $\overline{Q}$	70 70		18 24		ns	Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS $V_C = +5.0 \text{ V}, T_A = +25^\circ\text{C}$

SYMBOL	PARAMETER	54/74S		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max		
t_s (H) t_s (L)	Setup Time J_n or K_n to $\bar{CP}$	70		20 15		ns	Fig 3-7
t_h (H) t_h (L)	Hold Time J_n or K_n to $\bar{CP}$	0		0 0		ns	Fig 3-7
t_w (H) t_w (L)	$\bar{CP}$ Pulse Width	60 65		20 15		ns	Fig 3-9
t_w	$\bar{C}_0$ or $\bar{S}_0$ Pulse Width	80		15		ns	Fig 3-10

54/74121 MONOSTABLE MULTIVIBRATOR

DESCRIPTION — The 121 features positive and negative dc level triggering inputs and complementary outputs. Input pin 5 directly activates a Schmitt circuit which provides temperature compensated level detection, increases immunity to positive-going noise and assures jitter-free response to slowly rising triggers.

When triggering occurs, internal feedback latches the circuit, prevents re-triggering while the output pulse is in progress and increases immunity to negative-going noise. Noise immunity is typically 1.2 V at the inputs and 1.5 V on V_{CC}.

Output pulse width stability is primarily a function of the external R_x and C_x chosen for the application. A 2 kΩ internal resistor is provided for optional use where output pulse width stability requirements are less stringent. Maximum duty cycle capability ranges from 67% with a 2 kΩ resistor to 90% with a 40 kΩ resistor. Duty cycles beyond this range tend to reduce the output pulse width. Otherwise, output pulse width follows the relationship

$$t_w = 0.69 R_x C_x$$


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	
Plastic DIP (P)	A	74121PC		9A
Ceramic DIP (D)	A	74121DC	54121DM	6A
Flatpak (F)	A	74121FC	54121FM	3I


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
$\bar{A}_1, \bar{A}_2$	Trigger Inputs (Active Falling Edge)	1 0/1.0
B	Schmitt Trigger Input (Active Rising Edge)	2 0/2.0
Q, $\bar{Q}$	Outputs	20/10

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



V_{CC} = Pin 14
GND = Pin 7
NC = Pins 2, 8, 12, 13

TRIGGERING TRUTH TABLE

INPUTS			RESPONSE
$\bar{A}_1$	$\bar{A}_2$	B	
H	H	L	No Trigger
L	X	L	Trigger
X	L	L	Trigger
L	L	X	No Trigger
L	X	L	No Trigger
L	L	H	Trigger
L	L	X	No Trigger
X	L	L	No Trigger
H	L	H	Trigger

NOTE

Triggering occurs only when the Q output is HIGH in timing cycle and one of the above triggering states is satisfied.
 * HIGH Voltage Level
 * LOW Voltage Level
 * Indeterminate

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		Min	Max		
V_T	Positive-going Threshold Voltage at $\bar{A}_n$ or B Inputs	2.0		V	$V_{CC} = \text{Min}$
V_I	Negative-going Threshold Voltage at $\bar{A}_n$ or B Inputs	0.8		V	$V_{CC} = \text{Min}$
I_{OS}	Output Short Circuit Current	XM	-20 -55	mA	$V_{CC} = \text{Max}$
		XC	-18 -55		
I_{CC}	Power Supply Current	Quiescent State	25	mA	$V_{CC} = \text{Max}$
		Fired State	40		

AC CHARACTERISTICS $V_{CC} = +5.0 \text{ V}$, $T_A = +25^\circ \text{C}$ (See Section J for waveforms and load configurations)

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS	
		CL = 15 pF				
		Min	Max			
tPLH	Propagation Delay B to Q	15	55	ns	Cx = 80 pF Fig 3-1, Fig a	
tPLH	Propagation Delay An to Q	25	70	ns		
tPHL	Propagation Delay B to Q	20	65	ns		
tPHL	Propagation Delay An to Q	30	80	ns		
tL	Pulse Width Using Internal Timing Resistor	70	150	ns	Cx = 80 pF	Rx = Open Fig 3-1
tL	Pulse Width with Zero Timing Capacitance	20	50	ns	Cx = 0 pF	Fig a Pin 9 = Vcc
tL	Pulse Width Using External Timing Resistor	600	800	ns	Cx = 100 pF	Rx = 10 kΩ Pin 9 = Open
		60	80	ms	Cx = 1.0 μF	Fig 3-1, a
tHOLD	Minimum Duration of Trigger Pulse	50		ns	Cx = 80 pF, Rx = Open Pin 9 = Vcc, Fig a	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0\text{ V}$, $T_A = +25^\circ\text{C}$

SYMBOL	PARAMETER		54/74		UNITS	CONDITIONS
			Min	Max		
V_{r-1}	Input Pulse Rise/Fall Slew Rate	@ A_n		10	$\text{V}/\mu\text{s}$	
		@ B		10	V/s	
R_x	External Timing Resistor	X_C	14	40	$\text{k}\Omega$	
		X_M	14	30		
C_x	External Timing Capacitor		0	1000	μF	
t_w	Output Pulse Width			40	sec	Fig. a
	Duty Cycle	X_M, X_C		67	%	$R_x = 2\text{ k}\Omega$
		X_M		90		$R_x = 30\text{ k}\Omega$
		X_C		90		$R_x = 40\text{ k}\Omega$




Fig. a

54/74193 54LS/74LS193


UP/DOWN BINARY COUNTER (With Separate Up/down Clocks)

DESCRIPTION — The '193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load ($\overline{PL}$) and the Master Reset ($\overline{MR}$) inputs asynchronously override the clocks. For functional description and detail specifications please refer to the '192 data sheet.


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$ $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$ $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74193PC, 74LS193PC		9B
Ceramic DIP (D)	A	74193DC, 74LS193DC	54193DM, 54LS193DM	6B
Flatpak (F)	A	74193FC, 74LS193FC	54193FM, 54LS193FM	4L

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions


PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
CPU	Count Up Clock Input (Active Rising Edge)	1.0/1.0	0.5/0.25
CPD	Count Down Clock Input (Active Rising Edge)	1.0/1.0	0.5/0.25
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	0.5/0.25
$\overline{PL}$	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	0.5/0.25
P0 — P3	Parallel Data Inputs	1.0/1.0	0.5/0.25
Q0 — Q3	Flip-flop Outputs	20/10	10/5.0 (2.5)
$\overline{TC}_0$	Terminal Count Down (Borrow) Output (Active LOW)	20/10	10/5.0 (2.5)
$\overline{TC}_U$	Terminal Count Up (Carry) Output (Active LOW)	20/10	10/5.0 (2.5)

MODE SELECT TABLE

MR	PL	CP _U	CP _D	MODE
H	X	X	X	Reset (Asyn)
L	L	X	X	Preset (Asyn)
L	H	H	H	No Change
L	H	$\downarrow$	H	Count Up
L	H	H	$\downarrow$	Count Down

H HIGH Voltage Level
L LOW Voltage Level
X Immaterial
 $\downarrow$ High Impedance

STATE DIAGRAM




LOGIC EQUATIONS
FOR TERMINAL COUNT

$$\overline{TC}_U = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot \overline{CP}_U$$

$$\overline{TC}_D = \overline{Q}_0 \cdot \overline{Q}_1 \cdot \overline{Q}_2 \cdot \overline{Q}_3 \cdot \overline{CP}_D$$

LOGIC DIAGRAM



54LS/74LS245 OCTAL BUS TRANSCEIVER (With 3 State Outputs)

DESCRIPTION The 54LS/74LS245 is an octal bus transceiver receiver designed for 2-way asynchronous 2-wire microbus communication between data buses. Direction of data transfer is determined by the state of data from bus A to bus B or bus B to bus A depending upon its logic level. The Enable input (E) can be used to isolate the busses.

- HYSTERESIS INPUTS TO IMPROVE NOISE IMMUNITY
- 2-WAY ASYNCHRONOUS DATA BUS COMMUNICATION
- INPUT DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V _{CC} = +5.0 V ±5% T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10% T _A = -55°C to +125°C	
Plastic DIP (P)	A	74LS245PC		9Z
Ceramic DIP (D)	A	74LS245DC	54LS245DM	4E
Flatpak (F)	A	74LS245FC	54LS245FM	4F

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PINS	54/74LS (U.L.) HIGH/LOW
Inputs	0/5/0/125
Outputs	75/15 (7.5)

**CONNECTION DIAGRAM
PINOUT A**



TRUTH TABLE

INPUTS		OUTPUT
E	DR	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	Isolation

H HIGH Voltage Level
L LOW Voltage Level
X Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)							
SYMBOL	PARAMETER		54/74LS		UNITS	CONDITIONS	
			Min	Max			
V_{OH}	Output HIGH Voltage	XM	2 0		V	$I_{OH} = -12 \text{ mA}$	$V_{CC} = \text{Min}$ $V_{IN} = V_{IH}$ or V_{IL} per Truth Table
		XC	7 0			$I_{OH} = -15 \text{ mA}$	
V_{OL}	Output HIGH Voltage		4		V	$I_{OH} = -30 \text{ mA}$, $V_{CC} = \text{Min}$ $V_{IN} = V_{IH}$ or V_{IL} per Truth Table	
$V_{I1} - V_I$	Hysteresis Voltage		0 2		V	$V_{CC} = \text{Min}$	
I_{OS}	Output Short Circuit Current		-40	-225	mA	$V_{CC} = \text{Max}$, $V_{OUT} = 0 \text{ V}$	
I_{CC}	Power Supply Current	HIGH		70	mA	$V_{CC} = \text{Max}$	
		LOW		90			
		OFF		95			

AC CHARACTERISTICS $V_{CC} = 5.0 \text{ V}$, $I_A = 1 \text{ A}$, $T = 25^\circ \text{C}$ (See Section 3 for waveforms and load configurations)							
SYMBOL	PARAMETER		54/74LS		UNITS	CONDITIONS	
			$C_L = 45 \text{ pF}$				
			Min	Max			
t_{PLH} t_{PHL}	Propagation Delay Data to Output			18 18	ns	Figs 3-1, 3-5	
t_{PZH} t_{PZL}	Output Enable Time			25 30	ns	Figs 3-3, 3-11, 3-12; $R_L = 667 \Omega$	
t_{PLZ} t_{PHZ}	Output Disable Time			25 18	ns	Figs 3-3, 3-11, 3-12 $R_L = 667 \Omega$, $C_L = .5 \text{ pF}$	

54LS/74LS373 **OCTAL TRANSPARENT LATCH** (With 3-State Outputs)


DESCRIPTION — The 373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ($\overline{OE}$) is LOW. When $\overline{OE}$ is HIGH the bus output is in the high impedance state.

- EIGHT LATCHES IN A SINGLE PACKAGE
- 3-STATE OUTPUTS FOR BUS INTERFACING


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$ $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$ $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74LS373PC		92
Ceramic DIP (D)	A	74LS373DC	54LS373DM	4E
Flatpak (F)	A	74LS373FC	54LS373FM	4F

**CONNECTION DIAGRAM
PINOUT A**



LOGIC SYMBOL



V_{CC} = Pin 20
 GND = Pin 10

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
$D_0 - D_7$	Data Inputs	0.5/0.25
LE	Latch Enable Input (Active HIGH)	0.5/0.25
$\overline{OE}$	Output Enable Input (Active LOW)	0.5/0.25
$O_0 - O_7$	3-State Latch Outputs	85/15 (25/17.5)

FUNCTIONAL DESCRIPTION — The '373 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable ($\overline{OE}$) input. When $\overline{OE}$ is LOW, the buffers are in the bi-state mode. When $\overline{OE}$ is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

LOGIC DIAGRAM

