


APPENDIX - E

•










Fig 14:58. Synchronous AM detection a) block diagram schente (b) using divide XR-2208.

We should note that AM input signal in Fig. 14-58 (a) when amplified and limited, a constant amplitude carrier signal is generated of the form

 $V_T = A_1 \cos \omega_c t + A_2 \cos 3 \omega_c t + A_3 \cos 5. \omega_c t + ...$ Since the output will be low-pass filtered, all higher order of this term will be eliminated at this time to yield an input signal. $V_T = A_1 \cos \omega_c t$.

The synchronous AM detector using XR-2208, as shown in Fig. 14.58 (b), is designed for 500 kHz AM detection and modulation signal bandwidth of 20 Hz to 2° kHz. The output impedance of the multiplier is 10 kΩ between pin 1 and 2.

In Fig. 14-58 (b), the Y input gain terminals have been shorted to supply maximum gain. This will accomplish both the amplification and limiting to the Y input signal. The output filtering is accomplished by connecting a capacitor between the multiplier output termizals.

The cut-off frequency is determined by

$$f_{i}=\frac{1}{2\pi R_{0}}$$

^o

where R_0 is the output resistance of the multiplier and C is the filter capacitor value. Since $R_0 = 10 \text{ k}\Omega$, then

$$C = \frac{6.28 \times 10^{4} f_{c}}{10^{4} f_{c}}$$

Let us choose $f_t = 25$ kHz, so that the two times carrier component (cos 2 $\omega_t t$) will be attenuated by approximately 32 dB. The capacitor value is then given as

$$C = \frac{1}{6\cdot 28 \times 10^4 \times 25 \times 10^3} = 6^{20} \text{ pF}.$$

The Op-Amp of the device XR-2208 is used to buffer the output signal and to perform the differential to-single-ended conversion of the multiplier output R_D and C_D form a post detection filter, which further reduces the two-times frequency component present in the ouput. The cut-off frequency for this filter is also chosen to be approximately 25 kHz. Assuming that filter is also chosen to be approximately 25 kHz. Assuming that the output resistance of the Op-Amp is low, the 3-dB cut-off frequency is determined by

$$f_{\epsilon} = \frac{1}{2\pi R b C b}$$

The circuit of Fig. 14.58 (b) is suitable for carrier frequencies upto-100 MHz, since the usuable operational range is determined by the transconductance bandwipth of the multiplier.

In this section we have seen number of important applica-In this section we have seen number of important applicat, tions of balanced modulator in communication circuits. In fact, balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide balanced modulator, as a monolithic building block, finds wide applications in FM receivers or TV systems, and also for FM applications in concerted to be block building block.

REFERENCES

Anolog Devices : Multiplier Application Guide. Analog Devices, Norwood, Mass., 1978.

Exar: Function Generator Data Book, Exar. Integrated Systems, Inc., Sunnyvale, Calif., 1979.

oystenus, and R. Meyer : Analysis and Design of Integrated

Circuits. Wiley, New York, 1971. Grebene, A : Analog Integrated Circuit Design, Van Nostrand--Reinhold, New York, 1972.

Sheingold, D.H.: Nonlinear Circuit Handbook, Analog Devices, Inc., Norwood, Mass., 1976.


ŧ

 $\frac{1^2 c^2 - IPA}{L(4) - L(5)}$


1	Specifications of	Typical IC a	analog multi XR-2208	<u>pliers</u> AD 531
1.	Multiplier erro :	-		1.1
	X-nonlinearity : at V _x = 20 V ptp;		0.5%	
	$V_y = \pm 10 \text{ Vdc}$			•••••••
3.	Y-nonlinearity at V _v = 20V ptp,	±0.3/	0.5%	<u>+</u> 0.2/
	$V_{\mathbf{x}} = \pm 10 \text{Vdc}$			÷ 1.
4.	$harphi$ -feed through at $V_y = 0$, $V_x = 20$ V		120 mv)ptp)	
Ĩ	ptp at 50 Hz.			•
5.		150 mw (Ptp)		30 mv (ptp)
	ptp at 50 Hz.	•		
6.	Small signal BW :	1 MHZ	8 MHZ	1 MHZ
7.	Full power BW :	750 KHZ '		750 KHZ
8.	Slew rate :	45 V∕µsec	-	45 v/µsec

23)

. . .



E



	Specification		Specification
Subject Sequence	Page No.	Subject Sequence	Page No.
Maximum Batings	2	AC Operation	8
Electrical Characteristics	2	DC Applications	9
Test Circuits	3	AC Applications	11
Characteristic Curves	4	Definitions	13
Circuit Description	5	General Information Index	14
Circuit Schematic	5		
DC Operation	6		

6-60


Ē

• • • •	MC1594						: •		•••	11.1	
			<u>9,</u>	·		· \					
	MAXIMUM RATINGS IT A + +25°C unless otherwise noted										
	Rating	Symbol	V.	ue	Unit]					
	Power Supply Voltage	v•	+1		Vdc						
		<u>v-</u>	-1		+	-					
	Differential Input Signal	Vg-V6 V10-V13	± 6+11 ± 6+11								
	Common Mode Input Voltage				Vae	-					
	VCMY - V9 - V6	VCMY	- + + 11	1.5							
	VCMX - V10 - V13	VCMX	±11	15	ļ						
	Power Dissipation (Package Limitation) TA + +25°C	7 0	750								
	Derate above TA = +25°C	1/0 JA	5.		mW/0	c			•		
	Operating Temperature Range	TA.			°C	7					
	MC1594 MC1494		-\$5 to 0 to	+125	1		-				
	Storage Temperature Range	Tstp	-65 10		PC	-1	÷				
					1						•
	ELECTRICAL CHARACTERISTICS	IV" + 15 V.	V" +-15 V, TA	• • 25°C,	A1 - 16 k	11. AX + 1	10 kii. Ay	67 K.S.	Ri -47 k	;; ,	
	·····	uniess other	NINE POLICUT -	r			т			τ	ו
				<u> </u>	MC1594		<u> </u>	MC 1494	1	1	1 ·
	Characteristic	Fig.	Symbol	Min	Түр	Max	Min	Тур	Max	Uni	1
	Linearity - Output error in Percent of full scale	1	ERXOFERY		l .		1		1	1	
	-10 V < V + < + 10 V IV + + 10 VI					1	Í	ĺ	l l		
	-10 V < Vy <+ 10 V (Vx + 110 V) TA + +25°C			-	10.3	10.5	.	10.5	11.0	1	
	TA + Thigh 1			-	-	1 0.8		-	11.3	1	ŀ
	TA - Tion 2			-	-	10.8	-	l .	113		
	Indulie	2.3.4				<u>t .</u>	1	†	<u> </u>	1	1
	Vollage Range (VX = VY + Vint		Vin	110		-	110	-	-	Yph	
	Resistance (X or Y Input) Offset Voltage (X Input) (Note 1)		Rin iv.osl		300	16	12	300 0 7	25	v.i v	
	1 * Inputi INote 11		IV.oy		0.4	16		0.8	25	1	
	Bias Current - it or Y input		to .	-	05	15	·	10	25		1
	Offset Current 1X or Y Input		hal		28	150	<u> </u>	50	400	~	
	Output Voltage Swing Capability	3,4	vo	1 10	_	-	٤10	l _	1.	Von	
	Impedance		Ro		850	-		850		1.1	
	Offset Voltage (Note 1)		Iv _{eo} l	-	0.8	1.6	•	12	25	l v	
	Offset Current - Note 11		iteo!	<u> </u>	17	34	<u> </u>	25	52	<u></u>	
	Temperature Stability (Drift) TA = Thigh to Tiove			I -						1	
	Output Offset 14 + 0, Y + 0F Voltage		;TCV00	-	13	-	-	10	.,	-v •c	
	Cuitent		iTCI 00	-	27	-	-	27		-A °C	
	X Input Offset (Y + 0) Y Input Offset (X + 0)		ITCV.g.		03 1.5	-	-	03	-	-v °C	
	Scale Factor		ITCV _{IOV} I ITCXI		0 07	-		1.5 0.07	-	1.0c	
	Total de Aceuracy Drifs IX + 10 Y + 101		ITCE	.	0.09	-	-	0 09	-		
	Dinamic Response	5								I	
	Smell Signel (3 (38) X		8#398(A) 8#398(A)	-	0 U 1.0	-		08	1	WH1	
	Power Bandwidth 142 kl		Paw	-	440	-		440	-	1.44	
	3ª Relative Phase Shilt		le	-	240	-	-	240	-		
	1% Absolute Error		14	-	30			30	-		
	Common Mixte Provil Swing (X or Y)	6	CMV	1 10 5	-	-	1105			VDA	
	Gain IX or YF		ACM	-	-65	-		-65	-	08	
	Power Supply	-+,+									
	Current		1a1	-	6.0	9.0	-	6.0	12	mAck	
	Quiescent Power Dissipation		1d - Po		6.5 185	9.0 260		6.5 185	12 350		
	Semutinity		5+ 5+	-	13	50	-	13	100	my-v	
			5	-	30	100	-	30	200		
	Required Offset Adjust Voltages	,									
	Positive		٧Å	• 3 5	+4.3	+8.0	+35	+4.3	+5.0	Vex	-
	Negetive		٧ñ	-3.8	-4.3	-5.0	-3.5	-4.3	-5.0		
	Temperature Coefficient (VA or VA)		TCVR	-	0.03	-	-	0 03	· • .	~v,*c	
	Power Supply Sensitivity (V ar Va)	1 1	SA SA	-	0.6	-		. 0.8	-	mv v	

.


6-61

.




6-62

4



.



10 Mar

4. 11.

10000000

÷

.

1.3

Regulator (Figure 15) 1.2

The regulator blases the entire MC1594 circuit making it The regulator blases the entire MC1594 circuit making it essentially independent of supply variation. It also provides two convenient regulated supply variation. It also provides two convenient regulated supply voltages which can be used in the offset adjust circuitry. The regulated output voltage at pin 2 is approximately 44.3 V while the regulated voltage at pin 4 is approximately 44.3 V. For optimum temperature stability of these regulated voltages, it is recommended thet $|1_2| = |1_4| = 1.0$ mA (equivalent load of 8.6 kΩ). As will be shown later, there will normally be two 20 k-ohm potentionaler consected between ometers and one 50 k-ohm potentiometer connected between pins 2 and 4.

The regulator also establishes a constant current reference that controls all of the constant current sources in the MC1594. Note that all current sources are related to current 11 which is determined by R1. For best temperature performance, R1 should be 16 k Ω so that $I_1\approx 0.5$ mA. for all applications. Multiplier (Figure 15)

The multiplier section of the MC1594 (center section of Figure 15) is nearly identical to the MC1595 and is discussed in detail in Application Note AN-489, "Analysis and Basic Operation of the MC1595". The result of this analysis is that the differential output current of the multiplier is given bv:

$$I_{A} - I_{B} = \Delta I \approx \frac{2V_{X} V_{Y}}{R_{X} R_{Y} I_{T}}$$

Therefore, the output is proportional to the product of the two input voltages.

Differential Current Converter (Figure 15) 1.4

This portion of the circuitry converts the differential output current $\{I_A = I_B\}$ of the multiplier to a single-ended output current $\{I_A = I_B\}$:

10 - 1A - 18

 $2V_X\,V_Y$ Io T RXRYI1

The output current can be easily converted to an output voltage by placing a load resistor $R_{\rm L}$ from the output (pin 14) to ground (Figure 17) or by using an op-ampl. as a current-to-voltage converter (Figure 16). The result in both circuits is that the output voltage is given by:

$$V_0 = \frac{2R_L V_X V_Y}{R_X R_Y I_1} = K V_X V_Y$$

where K (scale factor) =
$$\frac{2R_L}{R_XR_YI_1}$$

DC OPERATION 2.

2.1

or

Selection of External Components For low frequency operation the circuit of Figure 16 is recommended. For this circuit, $R\chi = 30 \ k\Omega$, $R\gamma = 62 \ k\Omega$, $R1 = 16 \ k\Omega$ and hence $I_1 \approx 0.5 \ mA$. Therefore, to set the scale factor, K, equal to 1/10, the value of R_1 can be calculated to be:

$$K = \frac{1}{10} = \frac{2R_L}{R_X R_Y I_1}$$

 $R_{L} = \frac{R_{X}R_{Y}I_{1}}{(2)(10)} = \frac{(30 \text{ k})(62 \text{ k})(0.5 \text{ mA})}{20}$ or

RL = 46.5 k


.

Thus, a reasonable accuracy in scale factor can be achieved by making RL a fixed 47 ks resistor. However, if it is desired

Carlor A



4



6-65

ţ

that the scale factor be exact, RL can be comprised of a that the scale factor be exact, M_L can be comprised of a fixed resistor and a potentionmeter as shown in Figure 16. It should be pointed out that there is nothing magic about setting the scale factor to 1/10. This is merely a convenient factor to use if the V_X and V_Y input voltages are expected to be large, say ±10 V. Obviously with V_X = V_Y = 10 V and a scale factor of unity, the device could not hope to provide a 100 V output, so the scale factor is set to 1/10 and provides an output scaled down by a factor of ten. For many applications it may be desirable to set K = 1/2 or K = 1 or even K = 100. This can be accomplished by adjusting R_X , R_Y and Rill appropriately.

The selection of RL is arbitrary and can be chosen after resistors R_X and R_Y are found. Note in Figure 16 that R_Y is 62 $k\Omega$ while R_X is 30 $k\Omega$. The reason for this is that the "Y" side of the multiplier exhibits a second order nonlinearity whereas the "X" side exhibits a simple non-linearity. By making the R γ resistor approximately twice the value of the R $_X$ resistor, the linearity on both the "X" and "Y" sides are made equal. The selection of the R $_X$ and R $_Y$ resistor values is dependent upon the expected amplitude of V_X and V_Y inputs. To maintain a specified linearity, resistors B_X and R_Y should be selected according to the following equations:

 $R_{X} \geq 3 \; V_{X}$ (max) in k Ω when V_{X} is in volts Ry≥6Vy (max) in k12 when Vy is in volts

For example, if the maximum input on the "X" side is ± 1 yoit, resistor R_X can be selected to be 3 $k\Omega$. If the maximum imum input on the "Y" side is also ± 1 volt, then resistor Ry can be selected to be 6 kf2 (6.2 kf2 nominal value). If a scale factor of K = 10 is desired, the load resistor is found to kf). In this example, the multiplier provides a gain 85 CC to

2.2 Operational Amplifier Selection

The operational amplifier connection in Figure 16 is a simple but extremely accurate current-to-voltage converter. The output current of the multiplier flows through the feedback resistor R_L to provide a low impedance output voltage from the co-ample. Since the offset current and bias currents of the co-ample will cause errors in the output voltage, particutariy with temperature, one with very low bias and offset cur rents a recommended The MC1556/MC1456 or MC1741/ MC1741C are excellent choices for this application.

Since the MC1594 is capable of operation at much higher frequencies than the optampli, the frequency characteristics of the circuit in Figure 16 will be primarily dependent Spon the op-ampl

2.3 Stability

The current-to-voltage converter mode is a most demanding application for an operational amplifier. Loop gain is at its maximum and the fredback resistor in conjunction with stray or input capacitance at the multiplier output olds add tional phase shift. It may therefore be necessary to add (partice ariy in the case of internally compensated op-ampls) a small feedback capacitor to reduce loop gain at the higher frequencies. A value of 10 pF in parallel with RL should be administer to insure stability over production and temperature variations, etc.

An externally compensated polampi, might be employed using slightly heavier compensation than that recommended for unity-gain operation.

2.4 Offset Adjustment

·

The non-inverting input of the op-ampl, provides a convenient point to adjust the output offset voltage. By connecting this point to the wiper arm of a potentiometer (P3), the output offset voltage can be adjusted to zero (see offset and scale factor adjustment procedure).

The input offset adjustment potentiometers, P1 and P2 will the input oriset aujorithm potentionities, r I and r2 will be necessary for most applications where it is desirable to take advantage of the multiplier's excellent linearity characteristics. Depending upon the particular application, some of the potentiometers can be omitted (see Figures 17, 19, 22, 24 and 25).

- 2.5 Offset and Scale Factor Adjustment Procedure
 - The adjustment procedure for the circuit of Figure 16 is: A. X Input Offset
 - (a) connect oscillator (1 kHz, 5 Vpp sinewave) to the "Y" input (pin 9)
 - 'b) connect "X" input (pin 10) to ground
 - (c) adjust X-offset potentiometer, P2 for an ac null at the output
 - B. Y Input Offset
 - fal connect oscillator (1 kHz, 5 Vpp sinewave) to the "X" input (pin 10) (5) connect "Y" input (pin 9) to ground
 - Icl adjust Y-offset potentiometer, P1 for an ac null at the output
 - C Output Offset
 - (a) connect both "X" and "Y" inputs to ground Stadjust output offset potentiometer, P3, until the output voltage V₀, is zero volts dc
 - D. Scale Factor
 - al apply +10 Vdc to both the "X" and "Y" inputs
 - 'b) sojust P4 to achieve -10 00 V at the output
 - (c) apply -10 Vdc to both "X" and "Y" inputs and check for Vo = -10 00 V
 - E. Receat steps A through D as necessary

The ability to accurately adjust the MC1594 is dependent on the offset adjust potentiometers. Potentiometers should be of the "infinite" resolution type rather than wirewound. Fine adjustments in balanced modulator applications may require two potentiometers to provide "coarse" and "fine" adjustment. Potentioineters should have low temperature coeff clents and be free from backlash.

Temperature Stability 2.6

> While the MC1594 provides excellent performance in itself. overal certormance depends to a large degree on the quality overal certormance depends to a large degree on the quality of the external components. Previous discussion shows the direct dependence on R_X, R_Y , and R_L and indirect dependence on R1 (through 1). Any circuit subjected to temperature Aure variations should be evaluated with these effects in mind.

2.7 **Bias Currents**

The MC1594 multiplier, like most linear IC's, requires a dC bias current into its input terminals. The device cannot be capacitively coupled at the input without regard for this bias capacitively coupled at the input without regard for this bias current. If inputs V_X and V_Y are able to supply the small bias current is $0.5 \, \mu$ Al resistors, R (Figure 16) can be omitted. If the MC1594 is used in an ac mode of operation and capacitive coupling is used the value of resistor R can be any reasonable value up to 100 k $\Omega_{\rm c}$. For minimum noise and optimum temperature performance, the value of resistor B should be as low as practical.

Parasitic Oscillation 2.8

When long leads are used on the inputs, oscillation may occur. In this event, an RC parasitic suppression network similar to the ones shown in Figure 16 should be connected directly to each input using short leads. The purpose of the network




is to reduce the "Q" c^{2} the source-tuned circuits which cause the oscillation. Inability to adjust the circuit to within the specified accuracy

may be an indication of oscillation.

3. AC OPERATION

3.1 General

For ac operation; such as balanced modulation, frequency doubler, AGC, etc., the op-ampl. will usually be omitted as well as the output offset adjust potentiometer. The output offset adjust potentiometer is omitted since the output will normally be ac-coupled and the dc voltage at the output is of no concern providing it is close enough to zero volts that it will nor cause clipping in the output weeform. Figure 17



shows a typical ac multiplier circuit with a scale factor K \approx 1, Agein, resistor R $_X$ and R $_Y$ are chosen as outlined in the previous section, with R $_L$ chosen to provide the required scale factor.

The offset voltage then existing at the output will be equal to the offset current times the load resistance. The output offset current of the MC1594 is typically 17 μ A and 35 μ A meximum. Thus, the maximum output offset would be about 160 mV.

3.2 Bendwidth

.

The bandwidth of the MC1594 is primarily determined by two factors. First, the dominant pole will be determined by the load resistor and the stray capacitance at the output terminal. For the circuit shown in Figure 17, assuming a total output capacitance (C_0) of 10 pF, the 3 dB bandwidth would be approximately 3.4 MHz. If the load resistor were 47 k Ω , the bandwidth would be approximately 340 kHz.

Secondly, a "zero" is present in the frequency response characteristic for both the "X" and "Y" inputs which causes the output signal to rise in amplitude at a 6 dB/octave slope at frequencies beyond the breakpoint of the "zero". The "zero" is caused by the parasitic and substrate capacitance which is related to resistors R_X and R_Y and the transistors associated with them. The effect of these transmission

1

"zeros" is seen in Figures 9 and 10. The reason for this increase in gain is due to the bypassing of R_X and R_Y at high frequencies. Since the R_Y resistor is approximately twice the value of the R_X resistor, the zero associated with the "Y" input will occur at approximately one octave below the zero associated with R_X resistor. For $R_X = 30$ kg and $R_Y = 62$ kf1, the zeros occur at 1.5 MHz for the "X" input and 700 kHz for the "Y" input. These two measured breakpoints correspond to a shunt capacitance of about 3.5 pF. Thus, for the circuit of Figure 17, the "X" input zero and 7 MHz responsively.

It should be noted that the MC1594 multiplies in the time domain, hence, its frequency response is found by means of complex convolution in the frequency (Laplace) domain. This means that if the "X" input does not involve a frequency, it is not necessary to consider the "X" side (requency response in the output product. Likewise, for the "Y" side. Thus, for applications such as a wideband linear AGC amplifier which has a dc voltage as one input, the multiplier frequency response has one zero and one pole. For applications which involve an ac voltage on both the "X" and "Y" side, such as a balanced modulator, the product voltage response will have two zeros and one pole, hence, peaking may be present in the output.

present in the output. From this brief discussion, it is evident that for ac applications; (1) the value of resistors R_X , R_Y and R_L should be kept as small as possible to achieve maximum frequency response, and (2) it is possible to select a load resistor R_L such that the dominant pole (R_L , C_0) cancels the input zero (R_X , 3.5 pF or R_Y , 3.5 pF) to give a lata amplitude characteristic with frequency. This is shown in Figures 9 and 10. Examination of the frequency characteristics of the "X" and "Y" inputs will demonstrate that for wideband amplifiar applications, the best tradeoff with frequency response and is achieved by using the "Y" input for the ac signal.

For ac applications requiring bandwidths greater than those specified for the MC1594, two other devices are recommended. For modulator-demodulator applications, the MC1595 may be used up to 100 MHz. For wideband multiplier applications, the MC1595 fusing small collector toads and ac coupling) can be used.

THE REAL PROPERTY

3.3 Slew-Rate

The MC1594 multiplier is not s'ew-rate limited in the ordinary sense that an op-ampli is. Since all the signals in the multiplier are currents and not voltages, there is no cherging and dischalging of stray capacitors and thus no limitations beyond the normal device limitations. However, it should be noted that the quiescent current in the output transistors is 0.5 mA and thus the maximum rate of change of the output voltage is limited by the output load capacitance by the simple equation:

Slow-Rate
$$\frac{\Delta V_0}{\Delta T} = \frac{1}{C}$$

Thus, if Co is 10 pF, the maximum slew-rate would be:

$$\frac{\Delta V_0}{\Delta T} = \frac{0.5 \times 10^{-3}}{10 \times 10^{-12}} = 50 \text{ V/}\mu\text{s}$$

ац ің

This can be improved if necessary by addition of an emitterfollower or other type of buffer

3.4 Phase-Vector Error

All multipliers are subject to an error which is known as the phase-vector error. This error is a phase error only and does not contribute an amplitude error per se. The phase-vector

· · · · · ·

error is best explained by an example. If the "X" input is described in vector notation as

and the "Y" input is described as

Y = € Д 0°

then the output product would be expected to be

V₀ # AB ≰ 0⁰ (see Figure 18)

However, due to a relative phase shift between the "X" and "Y" channels, the output product will be given by

. V0 - A8 ≰ Ø

Notice that the magnitude is correct but the phase angle of the product is in error. The vector, V, associated with this error is the "phase-vector error". The startling fact about the phase-vector error is that it occurs and accumulates much more rapidly than the amplitude error associated with frequency response. In fact, a relative phase shift of only 0.57° orifi result in a 1% phase-vector error. For most applications, to a mortant, they neither is the phase-vector error. If phase is important, such as in the case of double sideband modulation or demodulation, then a 1% phase-vector error will reoresent a 1% amplitude error at the phase angle of interest.

FIGURE 18 - PHASE-VECTOR ERROR



3.5 Circuit Layout

If wideband operation is desired, careful circuit layout must be observed. Stray capacitance across R_X and R_Y should be avoided to minimize peaking loaused by a zero created by the parallel RC circuit.

4. DC APPLICATIONS

4.1 Squaring Circuit

if the two inputs are connected together, the resultant function is squaring:

v_o = кv²

where K is the scale factor (see Figure 19).

However, a more careful look at the multiplier's defining equation will provide some useful information. The output voltage, without initial offset adjustments is given by:

 $V_0 = K(V_x + V_{iox} - V_{x off}) (V_y + V_{ioy} - V_{y off}) + V_{oo}$

(See "Definitions" for an explanation of terms). With $V_X = V_Y = V$ (squaring) and defining

ex = Viox - Vx off

ey = Viay - Vy off

The output voltage equation becomes

 $V_0 = K V_x^2 + K V_x (\epsilon_x + \epsilon_y) + K \epsilon_x \epsilon_y + V_{00}$

This shows that all error terms can be eliminated with only three adjustment potentiometers, eliminating one of the input offset adjustments. For instance, if the "X" input offset adjustment is eliminated, e_X is determined by the internal offset, V_{10X} , but e_Y is adjustable to the extent that the $|e_X| + e_Y|$ term can be zeroed. Then the output offset adjustment is also to adjust the V_{00} term and thus zero the remaining error terms. An ac procedure for nulling with three adjustments is:

A. AC Procedure.

- I. Connect oscillator (1 kHz, 15 Vpp) to input
- Monitor output at 2 kHz with tuned voltmeter and adjust P4 for desired gain. (Be sure to peak response of voltmeter)
- 3. Tune voltmeter to 1 kHz and adjust P1 for a minimum output voltage
- Ground input and adjust P3 (output offsei) for zero volts do out.
- 5. Repeat steps 1 through 4 as necessary.

FIGURE 19 – MC1594 SQUARING CIACUIT 10^{1} 67^{1} 10^{1}

8, DC Procedure:

- 1. Set $V_X = V_Y = 0$ V and adjust P3 (output offset potentiometer) such that $V_0 = 0.0$ Vdc
- 2. Set $V_X = V_Y = 1.0$ V and adjust P1 (Y input offset potentiometer) such that the output voltage is -0.100 volts
- 3. Set $V_X = V_Y = 10$ Vdc and adjust P4 (load resistor) such that the output voltage is -10,00 volts
- Set V_X = V_Y = -10 Vdc and check that V_O = -10V Repeat steps 1 through 4 as necessary.


4.2 Divide

.....

÷.,

- Divide circuits warrant a special discussion as a result of their special problems. Classic feedback theory teaches that if a multiplier is used as a feedback element in an operational amplifier circuit, the divide function results. Figure 20 illustrates the theoretical simplicity of such an approach and a practical realization is shown in Figure 21. The characteristic "failure" mode of the divide circuit is
- The characteristic "failure" mode of the divide circuit is latch-up. One way it can occur is if VX is allowed to go negative or, in some cases, if VX approaches zero.
 - Figure 20 illustrates why this is so. For $V_X > 3$ the transfer function through the multiplier is non-inverting. Its output is fed to the inverting input of the op-ampl. Thus, operation is in the negative feedback mode and the circuit is do stable. Should V_X change polarity, the transfer function through the multiplier becomes inverting, the amplifier has positive feesback and fatch-up results. The problem resulting from

FIGURE 20 - BASIC DIVIDE CIRCUIT USING MULTIPLIER



 $V_{\rm X}$ being near zero is a result of the transfer through the multiplier being near zero. The op-ampl, is then operating with a very high closed loop gain and error voltages can thus become effective in causing latch-up.

The other mode of latch-up results from the output voltage of the op-smpl. exceeding the rated common-mode input voltage of the multiplier. The input stage of the multiplier becomes saturated, phase reversal results, and the circuit is latched up. The circuit of Figure 21 protects against this happening by clamping the output swing of the op-ampl, to approximately ± 10.7 volts. Five-percent to erance, 10-volt zeners are used to assure adequate output swing but still limit the output voltage of the op-ampl. from exceeding the common-mode input range of the MC1594.


Setting up the divide circuit for reasonably accurate operation is somewhat different from the procedure for the multiplier itself. One approach, however, is to break the feedback loop, null out the multiplier circuit, and then close the loop.


A simpler approach, since it does not involve breaking the loop (thus making it more practical on a production basis), is:

- 1. Set $V_Z = 0$ volts and adjust the output offset potentiometer (P3) until the output voltage (V_0) remains at some (not necessarily zero) constant value as V_X is varied between +1.0 volt and +10 volts.
- 2. Maintain V_Z at 0 volts, set V_X at +10 volts and adjust the Y input offset potentiometer (P1) until $V_0 = 0$ volts.
- 3. With $V_X = V_Z$, adjust the X input offset potentiometer (P2) until the output voltage remains at some (not necessarily = 10 volts) constant value as $V_Z = V_X$ is varied between +1,0 volt and +10 volts.
- 4. Maintain $V_X = V_Z$ and adjust the scale factor potentiometer (R_L) until the average value of V_G is 10 volts as $V_Z = V_X$ is varied between +1.0 volt and +10 volts.
- Repeat steps 1 through 4 as necessary to achieve optimum performance.

Users of the divide circuit should be aware that the accuracy to be expected decreases in direct proportion to the denomi-







nator voltage. As a result, if V_X is set to 10 volts and 0.5% accuracy, is available, then .5% accuracy can be expected when V_X is only 1 volt.

In accordance with an earlier statement, $V_{\rm X}$ may have only one polarity, positive, while $V_{\rm Z}$ may be either polarity.

4.3 Square Root

. .

A special case of the divide circuit in which the two inputs to the multiplier are connected together results in the square root function as indicated in Figure 22. This circuit too may suffer from latch-up problems similar to those of the divide circuit. Note that only one polarity of input is allowed and diode clamping (see Figure 23) protects against accidental latch-up.

- This circuit too, may be adjusted in the closed-loop mode.
- 1 Set V_Z = -0.01 Vdc and adjust P3 (output offset) for V_D = 0.316 Vdc.
- Set V_Z to -0.9 Vdc and edjust P2 ("X" adjust) for V₀ + +3 Vdc.
- 3. Set V_Z to -10 Voc and adjust P4 (gain adjust) for V₀ = +10 Vdc.

Steps 1 through 3 may be repeated as necessary to achieve desired accuracy.

Note: Operation near zero volts input may prove very inaccurate, hence, it may not be possible to adjust Vo to 0 but rather only to within 100 to 400 mV of zero.

5. AC APPLICATIONS

54-c

5.1 Wideband Amplifier With Linear AGC

If one input to the MC1594 is a dc voltage and a signal voltage is applied to the other input, the amplitude of the output signal can be controlled in a linear fashion by varying the dc voltage. Hence, the multiplier can function as a dc coupled, wideband amplifier with linear AGC control.


Euclided, Widdland aniphinar white main and control, the multiplier has three other distinct advantages over most other types of AGC systems. First, the AGC dynamic range is theoretically infinite. This stems from the besic fact that with zero volts dc applied to the AGC, the output will be zero regardless of the input. In practice, the dynamic range is limited by the ability to adjust the input offset adjust potentiometers. By using cermet multi-turn potentiometers, a dynamic range of 80 dB can be obtained. The second advantage of the multiplier is that variation of the AGC voltage has no effect on the signal handling capability of the signal port. This feature is particularly important in AGC systems which are phase sensitive. A third advantage of the multiplier is that the output-voltage-swing capability and output impedance are unchanged with variations in AGC voltage.

The circuit of Figure 24 demonstrates the linear AGC amplifier. The amplifier can handle 1 V(rmt) and exhibits again of approximately 20 dB. It is AGC'd through a 60 dB dynamic range with the application of an AGC voltage from 0 Vdc to 1 Vdc. The bandwidth of the amplifier is determined by the load resistor and output stray copacitance. For this reasion, an emitter-follower buffer has been added to extend the bandwidth in excess of 1 MHz.

5.2 Balanced Modulator


When two-time variant signals are used as inputs, the result-






6-70 · ·

3.






$V_0 = K(e_1 \cos \omega_m t) (e_2 \cos \omega_c t)$

where ω_m is the modulation frequency and ω_c is the carrier frequency. This equation can be expanded to show the suppressed carrier or balanced modulation:

 $V_0 = \frac{Ke_1e_2}{2} \left[\cos(\omega_c + \omega_m)t + \cos(\omega_c - \omega_m)t \right]$


Unlike many modulation schemes, which are non-linear in nature, the modulation which takes place when using the MC1594 is linear. This means that for two sinusoidal inputs, the output will contain only two frequencies, the sum and difference, as seen in the above equation. There will be no spectrum centered about the scored harmonic of the carrier, or any multiple of the carrier. For this reason, the filter requirements of a modulation system are reduced to the minimum. Figure 25 shows the MC1594 configuration to perform this function.



Notice that the resistor values for R_X , R_Y , and R_L have been modified. This has been done primarily to increase the bandwidth by lowering the output impedance of the MC1594 and then lowering R_X and R_Y to achieve a gain of 1. The e_C can be as large as 1 volt peak and e_m as high as 2 volts peak. No output offset adjust is employed since we are interested only in the ac output comp, wents.

The input R's are used to supply bias current to the multiplier inputs as well as provide matching input impedance. The output frequency range of this configuration is determined by the 4.7 k ohm output impedance and capacitive loading. Assuming a 6 pF load, the small-signal bandwidth is 5.5 MHz.

The circuit of Figure 25 will provide a typical carrier rejection of \gtrsim 70 dB from 10 kHz to 1.5 MHz.



The adjustment procedure for this circuit is quite simple. (1) Place the carrier signal at pin 10. With no signal applied to pin 9, adjust potentiometer P1 such that an ac null is obtained at the output.

(2) Place a modulation signal at pin 9. With no signal applied to pin 10, adjust potentiometer P2 such that an ac null is obtained at the output.

Again, the ability to make careful adjustment of these offsets will be a function of the type of potentiometers used for P1 and P2. Multiple turn cermet type potentiometers are recommended.

Frequency Doubler If for Figure 25 both inputs articlentical;

. em * ec = Ecoswt

Then the output is given by

eo * emec * E²cos²wt

which reduces to

$$e_0 = \frac{E^2}{2} (1 + \cos 2\omega t)$$

This equation states that the output will consist of a dc term equal to one half the beak voltage squared and the second harmonic of the input frequency. Thus, the circuit acts as a frequency doubler. Two facts about this circuit are worthy of note. First, the second harmonic of the input frequency is the only frequency appearing at the output. The fundamental does not appear. Second, if the input is sinusoidal, the output will be sinusoidal and requires no filtering. The circuit of Figure 25 can be used as a frequency doubler with input frequencies in excess of 2 MHz.

5.4 Amplitude Modulator

The circuit of Figure 25 is also easily used as an amplitude modulator. This is accomplished by simply varying the input offset adjust potentiometer (P1) associated with the modu-



lation input. This procedure places a dc offset on the modulation input of the multiplier such that the carrier still passes thru the multiplier when the modulating signal is zero. The result is amplitude modulation. This is easily seen by examining the basic mathematical expression for amplitude modulation given below. For the case under discussion, with K = 1,

 $e_0 = \{E + E_m \cos \omega_m t\} | \{E_c \cos \omega_c t\}$

where E is the dc input offset adjust voltage. This expression can be written as:

eo = Eo (1 + M coswet) coswet

and $M = \frac{E_m}{E} = modulation index$

This is the standard equation for amplitude modulation. From this, it is easy to see that 100% modulation can be achieved by adjusting the input offset adjust voltage to be exactly equal to the peak value of the modulation, E_m . This is done by observing the output waveform and adjusting the input offset potentiometer, P1, until the output exhibits the familiar amplitude modulation waveform.

5.5 Phase Detector

01

If the circuit of Figure 25 has as its inputs two signals of identical frequency but having a relative phase shift the output will be a dc signal which is directly proportional to the cosine of phase difference as well as the double frequency term.

em + Em cos(wet + o)

The addition of a simple low pass filter to the output (which eliminates the second cosine term) and return of R_L to an offset adjustment potentioneter will result in a dc output voltage which is proportional to the cosine of the phase difference. Hence, she circuit functions as a synchronous detector

6. DEFINITIONS OF SPECIFICATIONS

Because of the unique nature of a multiplier, it at two inputs and one output, operating specifications are difficult to define and interpret. Indeed the same specification may be defined in several completely different ways depending upon which manufacturer is doing the defining. In order to clear up some of this mystery, the following definitions and examples are presented.

8.1 Multiplier Transfer Function

The output of the multiplier may be expressed by this equation:

 $V_0 = K \{V_x \pm V_{10x} - V_x off\} \{V_y \pm V_{10y} - V_y off\} \pm V_{00}$ (1) where K = scale factor (see 6.5)

V_X = "x" input voltage

Vy = "y" input voltage

Viox = "x" input offset voltage

Vioy * "y" input offset voltage

V_{w off} = "x" input offset adjust voltage





FIGURE 26



6.2 Linearity

Linearity is defined to be the maximum deviation of output voltage from a straight line trensfer function. It is expressed as a percentage of full-scale output and is measured for $V_{\rm X}$ and $V_{\rm y}$ separately either using an "X-Y" plotter lend checking the deviation from a straight line) or by using the method shown in Figure 1. The latter method nulls the output signal with the input signal, resulting in distortion components proportional to the linearity.

Example: 0.35% linearity means

$$V_0 = \frac{V_X V_Y}{12} \pm (0.0035) (10 \text{ volts})$$

6.3 Input Offset Voltage

The input offset voltage is defined from Equation (1). It is measured for $V_{\rm X}$ and $V_{\rm Y}$ separately and is defined to be that dc input offset adjutt voltage ("x" or "y") that will result in minimum ac output when ac (5 Vpp, 1 kHz) is applied to the other input ("y" or "x" respectively). From Equation(1) we have:

Volac) = K (0 ± Viox -Vx off) (sinut)

adjust $V_{X \text{ off so that }}(t V_{IOX} - V_{X \text{ off}}) = 0$.

6.4 Output Offset Current and Voltage

Output offset current $\{I_{00}\}$ is the dc current flowing in the output lead when $V_{\chi} = V_{\chi} = 0$ and "X" and "Y" offset voltages are adjusted to zero. Output offset voltage $\{V_{00}\}$ is:

V00 * 100 RL

where Rill is the load resistance.

- Note: Dutput offset voltage is defined by many manufactuffers with all inputs at zero but without adjusting "X" and "Y" offset voltages to zero. Thus it includes input offset terms, an output offset term and a scale factor term.
- 6.5 Scale Factor

Scale factor is the K term in Equation (1). It determines the "gain" of the multiplier and is expressed approximately by the following equation.

. ·

 $K * \frac{2R_{L_{\gamma}}}{R_X R_{\gamma} l_1} \text{ where } R_X \text{ and } R_{\gamma} >> \frac{kT}{ql_1}$

and I 1 is the current out of pin 1,



- . . .

ŝ

ł

6.6 Total DC Accuracy

The total dc accuracy of a multiplier is defined as error in multiplier output with dc (\pm) 0 Vdc) applied to both inputs. It is expressed as a percent of full scale. Accuracy is not specified for the MC1594 because error terms can be nulled by the user.

••

6.7 Températúra Stability (Drift)

Each term defined above will have a finite drift with temperature. The temperature specifications are obtained by readjusting the multiplier offsets and scale factor at each new temperature (see previous definitions and the adjustment procedure) and noting the change.

Assume inputs are grounded and initial offset voltages have been adjusted to zero. Then output voltage drift is given by: $\Delta V_{D} = \pm (K \pm K (TCK) [\Delta T)] [(TCV_{iOX}) [\Delta T)] [(TCV_{iOY})]$

(5T) | ± (TCV₀₀) (5T)

6.8 Total DC Accuracy Drift

This is the temperature drift in output voltage with 10 volts applied to each input. The output is adjusted to 10 volts at $T_A = +25^{9}C$. Assuming initial offset voltages have been adjusted to zero at $T_A = +25^{9}C$, then:

$$\begin{split} \mathbf{V}_{0} &= \{\mathbf{K}_{\pm}\mathbf{K} \; (\mathbf{T}\mathbf{C}\mathbf{K}) \; (\Delta T) \; \} \left\{ 10 \; \pm \; (\mathbf{T}\mathbf{C}\mathbf{V}_{\mathbf{i}\mathbf{0}\mathbf{K}}) \; (\Delta T) \; \} \left\{ 10 \; \pm \; (\mathbf{T}\mathbf{C}\mathbf{V}_{\mathbf{i}\mathbf{0}\mathbf{K}}) \; (\Delta T) \; \} \left\{ 10 \; \pm \; (\mathbf{T}\mathbf{C}\mathbf{V}_{\mathbf{0}\mathbf{0}}) \; (\Delta T) \; \right\} \end{split}$$

6.9 Power Supply Rejection

Variation in power supply voltages will cause undesired variation of the cutput voltage. It is/measured by super-imposing a 1 volt, 100 Hz signal on each supply (\pm 15 V) with each input grounded. The resulting change in the output is expressed in mV-V.

6.10 Output Voltage Swing

Output voltage swing capability is the maximum output voltage swing (without clipping) into a resistive load (note-output offset is adjusted to zero).

If an op-amplicits used, the multiplier output becomes a virtual ground — the swing is then determined by the scale factor and the op-amplic selected.

GENERAL INFORMATION INDEX

CIRCUIT DESCRIPTION

1.1 Introduction

1.

- 1.2 Regulator 1.3 Multiplier
- 1.4 Differential Current Converter
- 2. DC OPERATION
- 2.1 Selection of External Components
- 2.2 Operational Amplifier Selection
- 2.3 Stability
- 2.4 Offset Adjustment
- 2.5 Offset and Scale Factor Adjustment Procedure
- 2.6 Temperature Stability
- 2.7 Bias Currents
- 2.8 Parasitic Oscillation
- 1. AC OPERATION
- 3.1 General
- 3.2 Bandwidth
- 3.3 Slew-Rate
- 3.4 Phase-Vector Error 3.5 Circuit Layout
- 4. DC APPLICATIONS
- 4.1 Squaring Circuit
- 4.3 Square Root
- 5. AC APPLICATIONS
- 5.1 Wideband Amplifier with Linsar AGC
- 5.2 Balanced Modulator
- 5.3 Frequency Modulator
- 5.4 Amplitude Vodulator
- 5.5 Phase Detector
- 6. DEFINITIONS OF SPECIFICATIONS
- 6.1 Multiplier Transfer Function
- 62 Linearity
- 6.3 Input Offset Voltage 6.4 Output Offset Current and Voltage
- 6.5 Scale Factor
- 6.6 Total DC Accuracy
- 6.7 Temperature Stability (Orift)
- 68 Total DC Accuracy Drift
- 6.9 Power Supply Rejection
- 6.10 Output Voltage Swing

